# **ARG81402**





**Multi-Output Regulator with Buck Pre-Regulator, 5× LDO Outputs, Watchdog, and SPI**

## **FEATURES AND BENEFITS DESCRIPTION**

- A<sup>2</sup>-SIL™ product—device features for safety-critical systems
- Automotive AEC-Q100 qualified
- Control and diagnostic reporting through a serial peripheral interface (SPI)
- Wide input voltage range (6 to 36  $V_{\text{IN}}$  operating range,  $40 V_{\text{IN}}$  maximum)
- 2.2 MHz synchronous buck 5.35 V pre-regulator (VREG) for integration and efficiency
	- $\Box$  Frequency dithering and controlled slew rate helps reduce EMI/EMC
- Five internal linear regulators with foldback short-circuit protection
	- $\Box$  3.3 V and 4× 5 V outputs (one with short- to-supply protection for remote sensors)
- Power-on reset signal indicating a fault on the 1.3 V monitor, 3V3, or V5A regulator outputs (NPOR)
- OV and UV protection for all output rails provides ability to monitor health of outputs
- Three configurable watchdogs with fail-safe features: pulse period, window, Q&A watchdog
- Power-on reset signal (NPOR) indicating a fault on the 3.3 V output, the optional 1.3 V input monitor (for selfpowered core voltage), and a watchdog failure

*Continued on next page...*

## **APPLICATIONS**

Provides system power (for microcontroller/DSP, CAN, sensors, etc.) in:

- Industrial applications
- Electronic power steering (EPS)
- Advanced braking systems (ABS)
- Transmission control units (TCU)
- Emissions control modules
- Other automotive applications

## **PACKAGE**



#### *Not to scale*

The ARG81402 is designed to provide power to loads such as microprocessors, sensors, and communication transceivers, and is ideal for both automotive and industrial applications. It integrates a synchronous buck pre-regulator, five LDOs, a configurable Watchdog, and SPI communications interface.

The output of the pre-regulator supplies a 5 V/ 100 mA protected linear regulator, a 3.3 V / 300 mA linear regulator, a 5 V / 100 mA linear regulator, a 5 V / 55 mA linear regulator, and a 5 V / 30 mA linear regulator.

Enable inputs to the ARG81402 include a logic level (ENB) and a high voltage (ENBAT). The ARG81402 also provides flexibility with disable function of the individual 5 V rails through a serial peripheral interface (SPI).

Diagnostic outputs from the ARG81402 include a power-onreset output (NPOR), an ENBAT status output, and a fault flag output to alert the microprocessor that a fault has occurred. The microprocessor can read fault status through SPI. Dual bandgaps—one for regulation and one for fault checking improve safety coverage and fault detection of the ARG81402.

The ARG81402 contains three types of Watchdog functions: Pulse Period, Window, and Q&A watchdog timer. The Window and Q&A Watchdog is enabled through SPI, and the Pulse Period Watchdog timer is activated once it receives valid 2 ms pulses from the processor. It can be put into flash mode or reset via secure SPI commands.

Protection features include undervoltage and overvoltage on all output rails. All linear regulators feature foldback overcurrent protection. In addition, the V5P output is protected from a short-to-supply event. The switching regulator includes pulseby-pulse current limit, hiccup mode short-circuit protection, LX short-circuit protection, and thermal shutdown.

The ARG81402 is supplied in a low-profile 32-lead, 5 mm  $\times$ 5 mm, 0.5 mm pitch QFN package (suffix "ET") with exposed thermal pad and wettable flank to allow solder joint inspection.



## **ARG81402 Simplified Block Diagram**

## **FEATURES AND BENEFITS (continued)**

- Safety signal (POE) can disable a separate function (e.g., Motor Driver) due to a Watchdog Failure
- Thermal shutdown protection
- $-40^{\circ}$ C to 150°C junction temperature range

## • Pin-to-pin and pin-to-ground tolerant at every pin

 $5 \text{ mm} \times 5 \text{ mm}$  eQFN wettable flank package for small solution size, good thermals, and guaranteed solder fillet

#### **SELECTION GUIDE**



[1] Contact Allegro for additional packing options.



## **SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS [2]**



[2] Stresses beyond those listed in this table may cause permanent damage to the device. The absolute maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[3] The higher ENBAT ratings ( $-13$  V and 40 V) are measured at node "A" in the following circuit configuration:





### **THERMAL CHARACTERISTICS:** May require derating at maximum conditions; see application information



[4] Additional thermal information available on the Allegro website.

## **Table of Contents**









**FUNCTIONAL BLOCK DIAGRAM**



Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A.<br>www.allegromicro.com **Example 2**<br>
Magno MicroSystems<br>
955 Perimeter Road<br>
Manchester, NH 03103<br>
www.allegromicro.com

**TYPICAL SCHEMATIC**



#### Notes:

- 1. Using a series diode for reverse-battery protection (DIN).
- 2. Protection diodes D1 are required when the V5P pin is driving a wiring harness (or excessively long PCB trace) where parasitic inductance will cause negative spikes on the V5P pin if a short occurs. It is recommended to use a small diode to clamp this negative spike. A MSSP5 is recommended.



Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com

## **PINOUT DIAGRAM AND TERMINAL LIST**

**Terminal List Table**







#### **ELECTRICAL CHARACTERISTICS – GENERAL SPECIFICATIONS [1]: Valid at 6 V ≤ VVIN ≤ 36 V, –40°C ≤ T<sup>J</sup> ≤ 150°C,**  unless otherwise specified



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[3] Ensured by design and characterization, not production tested.



#### **ELECTRICAL CHARACTERISTICS – BUCK PRE-REGULATOR SPECIFICATIONS**  $[1]$ **<b>:** Valid at 6 V  $\leq$  V<sub>VIN</sub>  $\leq$  36 V, **–40°C ≤ T<sup>J</sup> ≤ 150°C, unless otherwise speci昀椀ed**



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Ensured by design and characterization, not production tested.



## **ELECTRICAL CHARACTERISTICS – BUCK PRE-REGULATOR SPECIFICATIONS (continued) [1]:**

Valid at 6 V ≤ V<sub>VIN</sub> ≤ 36 V, –40°C ≤ T<sub>J</sub> ≤ 150°C, unless otherwise specified



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

<sup>[2]</sup> Ensured by design and characterization, not production tested.



## **ELECTRICAL CHARACTERISTICS – LINEAR REGULATOR SPECIFICATIONS [1]:**

Valid at 6 V ≤ V<sub>VIN</sub> ≤ 36 V, –40°C ≤ T<sub>J</sub> ≤ 150°C, unless otherwise specified



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

<sup>[2]</sup> Ensured by design and characterization, not production tested.



# **ELECTRICAL CHARACTERISTICS – CONTROL INPUTS [1]: Valid at 6 V ≤ VVIN ≤ 36 V, –40°C ≤ T<sup>J</sup> ≤ 150°C,**

**unless otherwise specified** 



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

<sup>[2]</sup> Ensured by design and characterization, not production tested.



#### **ELECTRICAL CHARACTERISTICS – DIAGNOSTIC OUTPUTS [1]: Valid at 6 V ≤ VVIN ≤ 36 V, –40°C ≤ T<sup>J</sup> ≤ 150°C,**  unless otherwise specified



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Ensured by design and characterization, not production tested.



## **ELECTRICAL CHARACTERISTICS – DIAGNOSTIC OUTPUTS (continued) [1]:**

Valid at 6 V ≤ V<sub>VIN</sub> ≤ 36 V, –40°C ≤ T<sub>J</sub> ≤ 150°C, unless otherwise specified



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Ensured by design and characterization, not production tested.



# **ELECTRICAL CHARACTERISTICS – WINDOW WATCHDOG TIMER (WWDT) [1]:**

Valid at 6 V ≤ V<sub>VIN</sub> ≤ 36 V, –40°C ≤ T<sub>J</sub> ≤ 150°C, unless otherwise specified



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Ensured by design and characterization, not production tested.



### **ELECTRICAL CHARACTERISTICS – COMMUNICATIONS INTERFACE [1]:**

Valid at 6 V ≤ V<sub>VIN</sub> ≤ 36 V, –40°C ≤ T<sub>J</sub> ≤ 150°C, unless otherwise specified



[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Ensured by design and characterization, not production tested.

[3] Specifications at 25°C or 85°C are guaranteed by design and characterization, not production tested.



**Figure 1: Serial Interface Timing X = don't care; Z = high-impedance (tri-state)**





**Figure 2: Startup Timing Diagram**





All outputs start to decay  $t_{\text{dFILT(EN)}}$  seconds after ENB and ENBAT are low.

Time for outputs to drop to zero,  $t_{\text{OUT(FALL)}}$ , various for each output and depends on load current and capacitance. NPOR falls when 3V3 or 1V3IN reaches its UV point.

## **Figure 3: Shutdown Timing Diagram**



### **Table 1: Summary of Fault Mode Operation**



*Continued on next page...*



## **Table 1: Summary of Fault Mode Operation (continued)**







**TIMING DIAGRAMS (not to scale)** 

 $*$  is for "and",  $+$  is for "or"

**Figure 4: Hiccup Mode Operation with VREG or Synchronous Buck Shorted to GND (RLOAD < 50 mΩ)**



Figure 5: Hiccup Mode Operation with VREG or Synchronous Buck Overloaded (R<sub>LOAD</sub> ≈ 0.5 Ω)



## **FUNCTIONAL DESCRIPTION**

## **Overview**

The ARG81402 pre-regulator is a synchronous buck converter. This pre-regulator generates a fixed 5.35 V and can deliver up to 600 mA to power the internal post regulators. These post regulators generate the various voltage levels for the end system.

The ARG81402 includes five internal post-regulators.

## **Pre-Regulator**

The pre-regulator incorporates internal high-side and low-side switches for buck configuration. An LC filter is required to complete the buck converter.

The pre-regulator provides many protection and diagnostic functions:

- 1. Pulse-by-pulse and hiccup mode current limit
- 2. Undervoltage and overvoltage detection and reporting
- 3. Shorted switch node to ground
- 4. High voltage rating for load dump

## **PWM Switching Frequency**

The switching frequency of the ARG81402 is fixed at 2.2 MHz nominal. The ARG81402 includes a frequency foldback scheme to improve regulation and efficiency at higher and lower supply voltages. Between 18 and 36 V, the switching frequency will foldback linearly from 2.2 to 1 MHz typical. At lower  $V_{VIN}$ , the switching frequency will foldback to 550 kHz typical when the regulator reaches maximum duty cycle, which happens at around 7 V.

## **Bias Supply**

The bias supply  $(V_{CC})$  is generated by an internal linear regulator. This supply is the first rail to start up. Most of the internal control circuitry is powered by this supply. The bias supply includes some unique features to ensure safe operation of the ARG81402. These features include:

- 1. Input voltage undervoltage lockout
- 2. Output undervoltage and overvoltage detection and reporting
- 3. Overcurrent and short-circuit limit
- 4. Dual input, VIN and VREG, for low battery voltage operation

5. Short protection of the series pass device. If the internal linear regulator shorts to VIN, this protection will ensure that the ARG81402 enters a safe mode

## **Charge Pump**

A charge pump doubler provides the voltage necessary to drive the linear regulators. Two external capacitors are required for charge pump operation.

The charge pump incorporates some safety features:

- 1. Undervoltage detection and reporting
- 2. Overcurrent safe mode protection

## **Bandgap**

Dual bandgaps are implemented within the ARG81402. One bandgap is dedicated to the voltage regulation loops within each of the regulators, VCC, VCP, VREG, and the six post regulators. The second is dedicated to the monitoring function of all the regulators undervoltage and overvoltage. This improves safety coverage and fault reporting from the ARG81402.

Should the regulation bandgap fail, then the outputs will be out of specification and the monitoring bandgap will report the fault.

If the monitoring bandgap fails, the outputs will remain in regulation but the monitoring circuits will report the outputs as out of specification and trip the fault flag.

The bandgap circuits include two other bandgaps that are used to monitor the undervoltage state of the main bandgaps.

## **Enable**

Two enable pins are available on the ARG81402. A high signal on either of these pins enables the regulated outputs of the ARG81402. One enable (ENB) is logic level compatible. The second enable (ENBAT) is battery level rated and can be connected to the ignition switch through a resistor.

A logic level battery enable status (ENBATS) pin provides the user with a low level signal of ENBAT input status.



## **Linear Regulators**

The ARG81402 has five linear regulators, one 3.3 V, three 5 V and one protected 5 V.

All linear regulators provide the following protection features:

- 1. Current limit with foldback
- 2. Undervoltage and overvoltage detection and reporting

The protected 5 V regulator includes protection against connection to the battery voltage. This makes this output most suitable for powering remote sensors or circuitry where short-to-battery is possible.

The pre-regulator powers these linear regulators which reduces power dissipation and temperature.

## **Fault Detection and Reporting**

There is extensive fault detection within the ARG81402, as discussed previously. There are two fault reporting mechanisms used by the ARG81402: through hardwired pins and through a serial communications interface (SPI).

Two hardwired pins on the ARG81402 are used for fault reporting. The first pin, NPOR, reports on the status of the 3V3 and 1V3IN levels. This signal goes low if either of these are out of regulation. The NPOR signal may also toggle low for 2 ms if the window or Q&A watchdogs detect a watchdog fault. This NPOR function is selectable through SPI. The second pin, FFn (activelow fault flag), reports on all other faults. FFn goes low if a fault within the ARG81402 exists. The FFn pin can be used by the processor as an alert to check the status of the ARG81402 via SPI and see where the fault occurred.

## **Startup Self-Test**

The ARG81402 includes self-test which is performed during the startup sequence. This self-test verifies the operation of the undervoltage and overvoltage detect circuits for the main outputs.

In the event the self-test fails, the ARG81402 will report the failure through SPI.

## **Undervoltage Detect Self-Test**

The undervoltage (UV) detectors are verified during startup of the ARG81402. A voltage that is higher than the undervoltage threshold is applied to each UV comparator; this should cause the relative undervoltage fault bit in the diagnostic registers to change state. If the diagnostic UV register bits change state, the corresponding verify register bits will latch high. When the test of all UV detectors is complete, the verify register bits will remain high if the test passed. If any UV bits in the verify registers after test are not set high, then the verification has failed. The following UV detectors are tested: VREG, 3V3, V5A, V5B, V5P, V5CAN, and 1V3IN.

## **Overvoltage Detect Self-Test**

The overvoltage (OV) detectors are verified during startup of the ARG81402. A voltage is applied to each OV comparator that is higher than the overvoltage threshold; this should cause the relative overvoltage fault bit in the diagnostic registers to change state. If the diagnostic OV register bits change state, the corresponding verify register bits will latch high. When the test of all OV detectors is complete, the verify register bits will remain high if the test passed. If any OV bits in the verify registers after test are not set high, then the verification has failed. The following OV detectors are tested: VREG, 3V3, V5A, V5B, V5P, V5CAN, and IV3IN.

## **Overtemperature Shutdown Self-Test**

The overtemperature shutdown (TSD) detector is verified on startup of the ARG81402. A voltage is applied to the comparator that is lower than the overtemperature threshold, and should cause the general fault flag to be active and an overtemperature fault bit, TSD, to be latched in the Verify Result register 0. When the test is complete, the general fault flag will be cleared and the overtemperature fault will remain in the Verify Result register 0 until reset. If the TSD bit is not set, then the verification has failed.

## **Power-On Enable Self-Test**

The ARG81402 also incorporates continuous self-testing of the power-on enable (POE) output. It compares the status of the POE pin with the internal demanded status. If they differ for any reason, an FFn is set and the POE OK in SPI diagnostic register goes low.



## **Watchdog**

The ARG81402 contains three types of watchdog. This section will describe each one in detail. The selection and programming parameters for each watchdog is done through SPI. Once the watchdog is selected and running it cannot be modified without going through a secure SPI procedure. All registers containing configuration information are ignored once the watchdog is running.

The three possible watchdogs are:

- 1. Pulse period watchdog (default)
- 2. Window watchdog
- 3. Q&A watchdog

The Pulse Period Watchdog is the default watchdog. This watchdog starts once NPOR goes high. The user has 250 ms to reconfigure the watchdog, after which the selected watchdog will operate.

## *Pulse Period Watchdog (PPWD)*

The period watchdog circuit within the ARG81402 will monitor a 500 Hz temporal signal from a processor for its period between pulses. If the signal does not meet the requirements, the ARG81402 Pulse Period Watchdog will put the system into a safe state. It does this by setting the power-on enable (POE) pin immediately low; after 250 ms, the V5CAN output is disabled, and after 10 seconds, the enabling function of ENB pin for the ARG81402 is removed. See Figure 7 for a simplified block diagram of the Pulse Period Watchdog circuit.

The Pulse Period Watchdog function (see Figure 6) uses two timers and two counters to validate the incoming temporal signal. The user has some programmability of the counters and timer windows through SPI.

The first counter counts the rising edges of the temporal signal. If the correct count is completed after the minimum timer expires and before the maximum timer expires, then the second (valid) counter is incremented. Once the valid counter has incremented, the programmed number of counts the Pulse Period Watchdog issues a Pulse Period Watchdog OK (WD\_IN\_OK) signal. This signal, along with NPOR, 3V3 enable, and nERROR enables the POE.

If the edge count reaches its final value before the minimum timer or after the maximum timer expires, the valid counter decrements. Once the valid counter reaches zero, the Pulse Period Watchdog fault signal issues that a fault has occurred. The POE is driven low; after a time out period, the V5CAN output is disabled, and after a further timeout, enabling of the ARG81402 via the ENB pin is no longer possible.

If insufficient edges are received before the maximum timer expires, the valid counter decrements and the minimum and maximum counters are reset and start to count again. If an edge is subsequently received, the timers reset once again to synchronize on the incoming pulses. The valid counter is not decremented in this instance; see Figure 6.

The number of edge counts ( $k_{EDGE}$ ), valid counts, and timer windows can be programmed through SPI. The min and max timer nominal values in milliseconds are calculated by the following equations:

$$
t_{\text{WD(MIN)}} = k_{\text{EDGE}} \times (2 + WD\_MIN)
$$

$$
t_{\text{WD(MAX)}} = k_{\text{EDGE}} \times (2 + WD\_MAX)
$$

where  $k_{EDGE}$  is the edge count number programmed through SPI, programmable counts are 4, 6, 8 or 10, default is 4,

WD MIN is the min timer adjust value in milliseconds programmed in SPI, value can be programmed from –0.8 to  $-0.15$  ms in steps of  $-0.01$  ms, default is  $-0.12$  ms, and

WD MAX is the min timer adjust value in milliseconds programmed in SPI (default is 0.12 ms).

Tolerance on  $t_{WD(MIN)}$  and  $t_{WD(MAX)}$  is related to the system clock tolerance,  $f_{SVS(TOL)}$  in %, by the following equations:

$$
\frac{100}{100 - f_{\text{SYS(TOL)}}} - 1
$$

$$
\frac{100}{100 + f_{\text{SYS(TOL)}}} - 1
$$

The Pulse Period Watchdog also has a provision to be placed in "flash mode". While in flash mode, the Pulse Period Watchdog keeps the POE signal low but does not disable the V5CAN or the ENB function. This is required should the processor need to be re-flashed. Flash mode is accessed through secure SPI commands. To exit flash mode, the Pulse Period Watchdog must be restarted via separate secure SPI commands. If the ARG81402 has not lost power during flash mode, then the Pulse Period Watchdog will restart with the previous configuration. If power was lost during flash mode, then the Pulse Period Watchdog configuration will be reset to default.

On startup, the Pulse Period Watchdog (WD\_IN) must receive a series of valid and qualified pulse trains, per the programmed EDGE\_COUNT and VALID\_COUNT registers, followed by a series of invalid qualified pulses. Once a second series of valid and qualified pulse are received before the power supply disable time ( $t_{PS(DISABLE)}$ ) expires, then the Pulse Period Watchdog enters the active state and the WD\_F signal on SPI becomes active, see



Figure 6. During the test state, WD F is not active and FFn does not alert a Pulse Period Watchdog fault. When the Pulse Period Watchdog is waiting for the second series of pulse on WD\_IN, it sets the valid counter to one half its programmed value. This aids in speeding up startup of a system using the ARG81402. Once the WD IN pulses have met all criteria and POE is released, then the valid counter reverts to its correct programed value. If the second series of pulses is not received before the t<sub>PS(DISABLE)</sub> time, then the Pulse Period Watchdog will enter Pulse Period Watchdog fault mode. It will set the POE signal low, disable the V5CAN after  $t_{PS(DISABLE)}$ , and remove enable control via ENB after  $t_{PS(DISABLE)}$ .

If the Pulse Period Watchdog has indicated invalid WD\_IN

pulses, it latches the POE signal low. Once the power supply disable time  $(t_{PS(DISABLE)})$  expires, then the Pulse Period Watchdog will disable the V5CAN. After the anti-latchup timeout,  $t_{\text{ANTI}}$ LATCHUP , the Pulse Period Watchdog will remove enable control via the ENB pin. The only way to prevent this would be to restart the Pulse Period Watchdog either through SPI or shutting down and restarting the ARG81402.

The processor can restart the Pulse Period Watchdog by using a secure SPI command.

The processor can restart the watchdog by using a secure SPI command.



**Figure 6: Pulse Period Watchdog Valid Signal Timing Diagram** 

 $t_{WD(MIN)}$  = 7.52 ms,  $t_{WD(MAX)}$  = 8.48 ms,  $t_{WD(WINDOW)}$  = 0.96 ms



**Multi-Output Regulator with Buck Pre-Regulator, 5× LDO Outputs, Watchdog, and SPI ARG81402**



**Figure 7: Pulse Period Watchdog Block Diagram**



**Figure 8: Pulse Period Watchdog Timing at Startup**



## *Window Watchdog (WWD)*

The window watchdog can be selected at startup by setting the configuration register  $0x08$ . This watchdog circuit in the ARG81402 monitors an external clock applied to the WD\_IN pin. This clock should be generated by the microcontroller or DSP. The time between rising edges of the clock must fall within an acceptable "window" or a watchdog fault is generated.

The timing,  $t_{WD(FAST)}$  and  $t_{WD(SLOW)}$ , for the WWD can be programmed through register 0x09. The processor can also select how NPOR behaves when there is a watchdog fault. Usually watchdog does not impact NPOR. If the user wants the watchdog to attempt to reset the processor, the NPOR\_RST\_EN bit in register 0x0A should be set to 1. Once NPOR goes high, the processor has  $t_{PS(DIS)}$  to program the WWD registers and initiate WD pulses on the WD\_IN pin of the ARG81402. Once this is complete, the processor can then select the WWD through register 0x08.

Once the window watchdog is selected, it starts to monitor the

pulses on the WD\_IN pin of the ARG81402. A watchdog fault will set POE low. If NPOR\_RST\_EN is 1, then a watchdog fault will set NPOR low for  $t_{WD(FAIII)}$ . The watchdog remains in this state until a "restart" command through secure SPI is received.

On receiving a restart command, the watchdog will continue in the previous configuration state unless power was lost to the ARG81402. If this was the case, then the processor must reconfigure the watchdog. Note it is recommended that the processor initiate valid pulses on WD IN prior to issuing a restart command.

A watchdog fault will occur if the time between rising edges is either too short (a FAST fault) or too long (a SLOW fault).

The watchdog's time window is programmable via SPI configuration register 0x09.

Typical watchdog operation and FAST and SLOW fault conditions are shown in Figures 9 and 10.



## Figure 9: Window Watchdog Timer FAST Fault, t = WD IN period, Shows NPOR signal when NPOR RST\_EN is 1 and 0. **\* Signal is internal to ARG81402**





Figure 10: Window Watchdog Timer SLOW Fault, t = WD\_IN period. Shows NPOR signal when NPOR\_RST\_EN is 1 and 0. **\* Signal is internal to ARG81402**



## *Q&A Watchdog*

The Q&A watchdog can be selected through SPI configuration register 0x08. This watchdog monitors an answer code from a microprocessor or DSP. The ARG81402 generates a random word which the microprocessor or DSP must read. The microprocessor or DSP then performs an inversion of each bit and writes the code back to the ARG81402. This action must be completed within a programmed time limit. These time limits are programmed in register 0x0A using a 4-bit word [D3:D0]. The microprocessor or DSP is allowed to fail the Q&A watchdog a defined number of times before a watchdog error is giving. The number of allowed failures is programmed using a 2-bit word [D5:D4] in register 0x0A. The behavior of the NPOR signal due to a watchdog fault can be programmed in register 0x0A. All programming of the watchdog should be done before setting watchdog select bits in register 0x08. Also, programming of the watchdog must be completed before t<sub>PS(DISABLE)</sub>. Once a watchdog error is given, the POE signal goes low. If NPOR reset is selected, the NPOR signal goes low for t<sub>WD(FAULT)</sub>, and then returns high. The watchdog remains in this state until a "restart" command through secure SPI is received. The number of incorrect attempts by the microprocessor or DSP can be programmed in configuration register 0x0A. This register also programs the time the microprocessor or DSP has to respond to the question.

- 1. NPOR goes high. POE remains low.
- 2. Microprocessor selects Q&A watchdog using SPI register 0x08.
- 3. ARG81402 starts Q&A minimum and maximum timers and creates random word in register 0x0B.
- 4. Microprocessor reads 0x0B after minimum timer expires but before maximum timer expires.
- 5. Microprocessor inverts each bit of the word read and writes the result back to register 0x0B. This must be completed after minimum timer expires but before maximum timer expires.
- 6. If microprocessor fails, then the retry counter is decremented. If the retry counter reaches zero, a watchdog fail signal is generated. NPOR goes low for t<sub>WD(FAULT)</sub>. POE goes low and stays low until a "restart" command through secure SPI is received and the microprocessor successfully completes a Q&A session. If the retry counter is greater than zero, ARG81402 restarts both timers and generates a new random word in register 0x0B. POE and NPOR do not change states.
- 7. If the microprocessor passes, then POE goes high (first correct Q&A result) or remains high. ARG81402 restarts both timers and generates a new random word in register 0x0B
- 8. Repeat #4 to #7.



**Figure 11: Q&A Startup Timing and Fault Example. Shows NPOR Signal when NPOR\_RST\_EN is 1 and 0.**



**Multi-Output Regulator with Buck Pre-Regulator, 5× LDO Outputs, Watchdog, and SPI ARG81402**







## **SERIAL COMMUNICATION INTERFACE**

The ARG81402 provides the user with a three-wire synchronous serial interface that is compatible with SPI (Serial Peripheral Interface). A fourth wire can be used to provide diagnostic feedback and readback of the register content.

The serial interface timing requirements are specified in the electrical characteristics table and illustrated in the Serial Interface Timing diagram (Figure 1). Data is received on the SDI terminal and clocked through a shift register on the rising edge of the clock signal input on the SCK terminal. STRn is normally held high, and is only brought low to initiate a serial transfer. No data is clocked through the shift register when STRn is high, allowing multiple SDI slave units to use common SDI, SCK and SDO connections. Each slave then requires an independent STRn connection.

When 16 data bits have been clocked into the shift register, STRn must be taken high to latch the data into the selected register. When this occurs, the internal control circuits act on the new data and the Diagnostic register is reset.

If there are more than 16 rising edges on SCK or if STRn goes high and there are fewer than 16 rising edges on SCK, the write will be cancelled without writing data to the registers. In addition, the Diagnostic register will not be reset and the SE (serial error) bit will be set to indicate a data transfer error.

Diagnostic information or the contents of the configuration and control registers are output on the SDO terminal MSB first, while STRn is low, and changes to the next bit on each falling edge of SCK. The first bit, which is always the FFn (active low fault flag) bit from the Diagnostic register, is output as soon as STRn goes low.

Each of the programmable (configuration and control) registers has a write bit, WR (bit 10), as the first bit after the register address. This bit must be set to 1 to write the subsequent bits into the selected register. If WR is set to 0, then the remaining data bits (bits 9 to 0) are ignored. The state of the WR bit also determines the data output on SDO. If WR is set to 1 then the Diagnostic register is output. If WR is set to 0, then the contents of the register selected by the first five bits is output. In all cases, the first bit output on SDO will always be the FFn bit from the Diagnostic Register.

The ARG81402 has 13 register banks. Bit <15:11> represents the register address for read and write. Bit <10> detects the read and write operation: for write operation,  $Bit < 10 > 1$ , and for read operation, bit value is logic low. Bit <9> is an unused bit. Maximum data size is eight bits so Bit<8:1> represents the data word. The last bit in a serial transfer,  $Bit < 0 >$ , is a parity bit that is set to ensure odd parity in the complete 16-bit word. Odd parity means that the total number of 1s in any transmission should always be

#### **Pattern at SDI Pin**



#### **Pattern at SDO Pin after SDI Write**



#### **Pattern at SDO Pin after SDI Read**





an odd number. This ensures that there is always at least one bit set to 1 and one bit set to 0, and allows detection of stuck-at faults on the serial input and output data connections. The parity bit is not stored but generated on each transfer.

Register data is output on the SDO terminal MSB first, while STRn is low, and changes to the next bit on each falling edge of the SCK. The first bit which is always the FFn bit from the status register, is output as soon as STRn goes low.

If there are more than 16 rising edges on SCL, or if STRn goes high and there are fewer than 16 rising edges on SCK, then the write will be cancelled without writing data to the registers. In addition, the diagnostic register will not be reset; the SE bit will be set to indicate a data transfer error.

**SDI:** Serial data logic input with pull-down. 16-bit serial word, input MSB first.

**SCK:** Serial clock logic input with pull-down. Data is latched in from SDI on the rising edge of SCL. There must be 16 rising edges per write and SCK must be held high when STRn changes.

**STRn:** Serial data strobe and serial access enable logic input with pull-up. When STRn is high, any activity on SCK or SDI is ignored and SDO is high impedance, allowing multiple SDI slaves to have common SDI, SCK, and SDO connections.

**SDO:** Serial data output. High impedance when STRn is high. Output bit 15 of the status register, the fault flag (FFn), as soon as STRn goes low.

## **Register Mapping**

## **STATUS REGISTERS**

The ARG81402 provides 3 status registers. These registers are read-only. They provide real-time status of various functions within the ARG81402.

These registers report on the status of all six system rails. They also report on internal rail status, including the charge pump, VREG, VCC, and VDD rails. The general fault flag and watchdog fault state are found in these status registers.

The logic that creates the power-on enable and power reset status are reported through these registers.

## **CONFIGURATION REGISTERS**

Four configuration registers in the ARG81402 are used to configure the watchdog parameters.

The watchdog configuration registers can be written to at any

time. The watchdog will only update during either hunt states when it receives the first pulse on WD\_IN, as shown in Figure 8 WD update. If the user wants to change the watchdog configuration after the hunt states, then a WD\_RESTART is required via the "watchdog\_mode\_key" register  $0x07$ .

The type of watchdog can be selected via register 0x08. Default watchdog is the pulse period watchdog.

The timers, valid count, and edge count for the pulse period watchdog are programmed in registers 0x08 and 0x09.

The window watchdog fast and slow times are programmed in register 0x08.

The Q&A watchdog timers and allowed number of incorrect responses are programmed in register 0x0A.

Configuration register 0x09 also allows the user to disable the dither feature of the ARG81402.

## **DISABLE REGISTER**

The disable register provides the user control of the 5 V outputs. Two bits must be set high to disable an output. If only one bit is high, then the 5 V outputs remain on. Only V5A, V5B, and V5P can be disabled. If an output is disabled, the UV alarm will be set. However the fault flag will not register a fault as this condition is expected. This allows the user to disable one of the 5 V rails and still maintain fault flag interrupt. If a rail is disabled and the output remains above the UV threshold, an OV fault will be registered on this rail.



## **WATCHDOG MODE KEY REGISTER**

At times it may be necessary to re-flash or restart the processor. To do this, the user must put the watchdog into "Flash Mode" or "restart". This is done writing a sequence of key words to the "watchdog\_mode\_key" register. If the correct word sequence is not received, then the sequence must restart.

Once flash is complete, the processor must send the restart sequence of key words for the watchdog to exit "Flash Mode". If VCC has not been removed from the ARG81402, the watchdog will restart with the current configuration.

While in flash mode, the watchdog keeps the POE signal low but



does not disable the V5CAN or the ENB function (pulse period watchdog).

## **VERIFY RESULT REGISTERS**

On every startup, the ARG81402 performs a self-test of the UV and OV detect circuits. This test should cause the diagnostic registers to toggle state. If the diagnostic register successfully changes state, the verify result register will latch high. Upon completion of startup, the system's microprocessor can check the verify result registers to see if the self-test passed.

#### **Table 2: Register Map**



**Register Types:**

RO = Read-Only RW = Read or Write

RW1C = Read or Write 1 to clear WO = Write-Only



### **0X00. STATUS REGISTER 0:**



Address 00000

Read-only register

Data

FF [D7]: Fault flag.  $0 =$  no fault,  $1 =$  fault

POE\_OK [D6]: Power-on enable signal matches what ARG81402 is demanding,  $0 =$  fault, 1 = no fault

VCC\_OK [D5]: Internal VCC rail is OK,  $0 =$  fault,  $1 =$  no fault

VDD OK [D4]: Internal VDD rail is OK,  $0 =$  fault,  $1 =$  no fault

V5P OK [D3]: Protected 5 V rail is OK,  $0 =$  fault, 1 = no fault

V5B OK [D2]: 5 V rail B is OK,  $0 =$  fault, 1 = no fault

V5A OK [D1]: 5 V rail A is OK,  $0 =$  fault, 1 = no fault

V5CAN OK [D0]: CAN bus 5 V rail is OK,  $0 =$  fault,  $1 =$  no fault

### **0X01. STATUS REGISTER 1:**



Address 00001

Read-only register

Data

LX OK [D7]: Pre-regulator switch node is OK,  $0 =$  fault on LX,  $1 =$  LX is working correctly NPOR OK [D6]: NPOR signal matches what ARG81402 is demanding,  $0 =$  fault,  $1 =$  no fault WD F [D5]: Watchdog is active,  $0 =$  watchdog off or no fault,  $1 =$  watchdog fault TSD [D4]: Thermal shutdown status,  $0 =$  temperature OK,  $1 =$  overtemperature event VCP\_OK [D3]: Charge pump rail is OK,  $0 =$  fault,  $1 =$  no fault VREG OK [D2]: Pre-regulator voltage is OK,  $0 =$  fault,  $1 =$  no fault 3V3 OK [D1]: 3.3 V rail is OK,  $0 =$  fault, 1 = no fault

1V3IN\_OK [D0]: Synchronous buck adjustable rail is OK,  $0 =$  fault, 1 = no fault



### **0X02. STATUS REGISTER 2:**



Address 00010

Read-only register

Data

DBE  $[D6]$ : indicates if there is a double bit error,  $0 =$  double bit error,  $1 =$  no double bit error

NPOR S [D5]: Power on reset internal logic status,  $0 = \text{NPOR}$  is Low,  $1 = \text{NPOR}$  is high

POE S [D4]: Power on enable internal logic status,  $0 = POE$  is Low,  $1 = POE$  is high

ENBATS  $[D3]$ : Battery enable status, reports the status of the high voltage enable pin ENBAT on the ARG81402,  $0 =$  ENBAT is Low,  $1 =$  ENBAT is high

WD\_state\_x [D2:D0]: Shows the state that the pulse period watchdog is currently in, see table for the different states.



### **0X03. DIAGNOSTIC REGISTER 0:**



Address 00011

Read register, write 1 to clear

Data

V5A OV [D7]: 5 V rail A overvoltage occurred,  $0 = \text{tail OK}$ ,  $1 = \text{overvoltage occurred}$ V5A UV [D6]: 5 V rail A undervoltage occurred,  $0 = \text{tail OK}$ , 1 = undervoltage occurred V5CAN OV [D5]: 5 V CAN bus rail overvoltage occurred,  $0 = \text{tail OK}$ ,  $1 = \text{overvoltage}$  occurred V5CAN UV [D4]: 5 V CAN bus rail undervoltage occurred,  $0 = \text{raid OK}$ , 1 = undervoltage occurred V5P\_OV [D3]: Protected 5 V rail overvoltage occurred,  $0 = \text{tail OK}$ , 1 = overvoltage occurred V5P\_UV [D2]: Protected 5 V rail undervoltage occurred,  $0 = \text{raid OK}$ , 1 = undervoltage occurred V5B OV [D1]: 5 V rail B overvoltage occurred,  $0 = \text{raid OK}$ ,  $1 = \text{overvoltage occurred}$ V5B UV [D0]: 5 V rail B undervoltage occurred,  $0 = \text{raid OK}$ , 1 = undervoltage occurred



### **0X04. DIAGNOSTIC REGISTER 1:**



Address 00100

Read register, write 1 to clear

Data

VDD\_OV [D7]: Internal VDD rail overvoltage occurred,  $0 = \text{raid OK}$ ,  $1 = \text{overvoltage}$  occurred VDD UV [D6]: Internal VDD rail undervoltage occurred,  $0 = \text{raid OK}$ ,  $1 = \text{undervoltage}$  occurred VREG\_OV [D5]: Pre-regulator voltage rail overvoltage occurred,  $0 = \text{raid OK}$ ,  $1 = \text{overvoltage}$  occurred VREG UV [D4]: Pre-regulator voltage rail undervoltage occurred,  $0 = \text{raid OK}$ , 1 = undervoltage occurred 3V3 OV [D3]: 3.3 V rail overvoltage occurred,  $0 = \text{raid OK}$ ,  $1 = \text{overvoltage}$  occurred 3V3 UV [D2]: 3.3 V rail undervoltage occurred,  $0 = \text{tail OK}$ , 1 = undervoltage occurred 1V3IN OV [D1]: Voltage on pin 1V3IN is above specification,  $0 = \text{tail OK}$ ,  $1 = \text{overvoltage}$  occurred 1V3IN UV [D0]: Voltage on pin 1V3IN is below specification,  $0 = \text{raid OK}$ , 1 = undervoltage occurred

### **0X05. DIAGNOSTIC REGISTER 2:**



Address 00101

Read register, write 1 to clear

Data

VCC OV [D3]: Internal VCC rail overvoltage occurred,  $0 = \text{raid OK}$ ,  $1 = \text{overvoltage}$  occurred VCC\_UV [D2]: Internal VCC rail undervoltage occurred,  $0 = \text{raid OK}$ ,  $1 = \text{undervoltage}$  occurred VCP\_OV [D0]: Charge pump voltage rail overvoltage occurred,  $0 = \text{raid OK}$ , 1 = overvoltage occurred VCP\_UV [D0]: Charge pump voltage rail undervoltage occurred,  $0 = \text{raid OK}$ , 1 = undervoltage occurred



### **0X06. OUTPUT DISABLE REGISTER:**



Address 00110

Read or write register

Data

V5P\_DIS [D7:D3]: Disable protected 5 V output,  $11 =$  disabled,  $x0 =$  enabled,  $0x =$  enabled

V5A DIS [D6:D2]: Disable 5 V rail A output,  $11 =$  disabled,  $x0 =$  enabled,  $0x =$  enabled

V5B\_DIS [D5:D1]: Disable 5 V rail B output,  $11 =$  disabled,  $x0 =$  enabled,  $0x =$  enabled

### **0X07. WATCHDOG MODE KEY REGISTER:**



Address 00111

Write register

Data

KEY [D7:D0]: Three 8-bit words must be sent in the correct order to enable flash mode or restart the watchdog. If an incorrect word is received, then the register resets and the first word has to be resent.





## **0X08. CONFIGURATION REGISTER 0:**



Address 01000

Read or write register

Data

WD\_MAX [D7:D6]: 2-bit word to select one of the possible three watchdogs.



WD\_MAX [D5:D3]: 3-bit word to adjust the watchdog maximum timer set point



WD\_MIN [D2:D0]: 3-bit word to adjust the watchdog minimum timer set point





#### **0X09. CONFIGURATION REGISTER 1:**



Address 01001

Read or write register

Data

WIN\_Timer [D7:D5]: 3-bit word to set the window watchdog fast and slow timeout periods.



DITH DIS [D4]: This bit allows the user to disable the dither function for the switching converters,  $0 =$  dither enabled,  $1 =$  dither disabled.

VALID [D3:D2]: 2-bit counter to set the number of counts before a valid watchdog signal is set or reset.



EDGE [D1:D0]: 2-bit counter to set the number of edges to count before incrementing the VALID counter. The EDGE value also sets the minimum and maximum nominal timers. The minimum and maximum timers will be based on the number of edge counts times 2 ms plus the delta stored in WD\_MIN and WD\_MAX.





#### **0X0A. CONFIGURATION REGISTER 2:**



Address 01010

Read or write register

Data

NPOR\_RST\_EN [D6]: NPOR toggle select for window watchdog and Q&A watch dog.  $0 = NPOR$  is unaffected by watchdog fault,  $1 = \text{NPOR}$  is toggled low for 2 ms if there is a watchdog fault.  $\text{NPORRST} = 1$  is default state.

TRY [D5:D4]: 2-bit word to select the number of incorrect responses form the microprocessor/DSP when using the Q&A watchdog.



TIMER [D3:D0]: 4-bit timer to set the set open window period to accept a Q&A watchdog response from the microprocessor/DSP.





### **0X0B. VERIFY RESULT REGISTER 3:**



Address 01011

Read or Write register

Data

RND [D5:D0]: Randomly generated 6-bit word for Q&A watchdog

### **0X0D. VERIFY RESULT REGISTER 0:**



Address 01101

Read register, write 1 to clear

Data

V5A\_OV\_OK [D7]: 5 V rail A overvoltage self-test passed,  $0 =$  test failed, 1 = test passed

V5A\_UV\_OK [D6]: 5 V rail A undervoltage self-test passed,  $0 =$  test failed, 1 = test passed

V5CAN\_OV\_OK [D5]: 5 V CAN bus rail overvoltage self-test passed,  $0 =$  test failed, 1 = test passed

V5CAN UV OK [D4]: 5 V CAN bus rail undervoltage self-test passed,  $0 =$  test failed, 1 = test passed

3V3\_OV\_OK [D3]: 3.3 V rail overvoltage self-test passed, 0 = test failed, 1 = test passed

3V3 UV OK [D2]: 3.3 V rail undervoltage self-test passed,  $0 =$  test failed, 1 = test passed

1V3IN OV OK [D1]: 1V3IN monitor overvoltage self-test passed,  $0 =$  test failed, 1 = test passed

1V3IN UV OK [D0]: 1V3IN monitor adjustable voltage rail undervoltage self-test passed,  $0 =$  test failed, 1 = test passed

### **0X0E. VERIFY RESULT REGISTER 1:**



Address 01110

Read register, write 1 to clear

Data

BIST\_PASS [D7]: Self-test status,  $0 =$  self-test failed,  $1 =$  self-test passed TSD\_OK [D6]: Thermal shutdown circuit passed self-test,  $0 =$  test failed, 1 = test passed VREG\_OV\_OK [D5]: Pre-regulator voltage rail overvoltage self-test passed,  $0 =$  test failed, 1 = test passed VREG\_UV\_OK [D4]: Pre-regulator voltage rail undervoltage self-test passed,  $0 =$  test failed, 1 = test passed V5P\_OV\_OK [D3]: Protected 5 V rail overvoltage self-test passed,  $0 =$  test failed, 1 = test passed V5P\_UV\_OK [D2]: Protected 5 V rail undervoltage self-test passed,  $0 =$  test failed, 1 = test passed V5B OV OK [D1]: 5 V rail B overvoltage self-test passed,  $0 =$  test failed, 1 = test passed V5B\_UV\_OK [D0]: 5 V rail B undervoltage self-test passed, 0 = test failed, 1 = test passed



## **APPLICATION INFORMATION**

The following section describes the component selection for the ARG81402. It should be cross-referenced with the typical schematics on page 5.

**Table 3: Recommended Values for Critical External Components**

<b>Component Name</b>	Value	<b>Description</b>
Charge pump capacitors $(C_{CP1}, C_{CP2})$	$C_{CP1} = 0.47 \mu F$ $C_{CP2} = 0.22 \mu F$	Use 50 V, X5R/X7R ceramic capacitors.
Pre-regulator output inductor (L1)	$10 \mu H$	Select the inductor current rating for the maximum switch current of the pre-regulator or higher (>1.7 A).
Pre-regulator ceramic output capacitor $(C_{OUT})$	$>10 \mu F$	2 × 10 µF (16 V, X5R/X7R, 1206) should be sufficient. It is also recommended to add smaller size capacitors close to the VREG pin and LDOIN pin.
Ceramic input capacitor $(C_{\text{IN}})$	$>5 \mu F$	$2 \times 4.7$ µF (50 V, X5R/X7R, 1210) should be sufficient for most applications. Add smaller size capacitors (10 pF to 0.1 $\mu$ F, 0402/0603) close to the VIN pin for local decoupling. Add bulk capacitor (33 to 100 µF) closer to the power supply if can undergo heavy transient.
Compensation network $(R_z, C_z, C_p)$	$R_7$ = 8.25 k $\Omega$ $C_7$ = 2.2 nF $C_P = 100 pF$	Provides good loop stability for most applications (see below for Bode Plot measurement).
Bootstrap capacitor $(C_{\text{BOOT}})$	$0.1 \mu F$	Use 50 V, X5R/X7R ceramic capacitor
3.3 V regulator external resistor $(R_{DROP})$	0 to 4.3 $\Omega$	Prevents the internal 3V3 regulator from dissipating too much power. Make sure the power rating can support $I_{3\sqrt{3}(MAX)}^2$ × R <sup>DROP</sup> .
Linear regulator output capacitors $(C_{OUT(V5A)}, C_{OUT(V5B)}, C_{OUT(V5CAN)}, C_{OUT(V5P)},$ $C_{\text{OUT}(3\vee3)}$	1 to 15 $\mu$ F	2.2 µF ceramic capacitor per regulator should be sufficient.
VCC capacitor $(C_{VCC})$	$1 \mu F$	Use 16 V, X5R/X7R ceramic capacitor.



**Figure 13: Bode plot measurement of the complete system R**<sub>Z</sub> = 8.25 kΩ, C<sub>Z</sub> = 2.2 nF, C<sub>P</sub> = 100 pF, **L1 = 10 µH, COUT = 2 × 10 µF Ceramic**



## **PCB Layout Guidelines**

- 1. Place the ceramic input capacitors as close as possible to the VIN pins and ground the capacitors at the PGND pin. In general, the smaller capacitors (0402, 0603) must be placed very close to the VIN pin. The larger ceramic capacitors should be placed within 0.5 inches of the VIN pin. There must not be any vias between the input capacitors and the VIN pins.
- 2. Place the pre-regulator output inductor  $(L1)$  as close as possible to the LX pin. The inductor and the IC must be on the same layer. Connect the LX pin to the inductor with a relatively wide trace or polygon. For EMI/EMC reasons, it's best to minimize the area of this trace/polygon. Also, keep low-level analog signals (like COMP) away from LX.
- 3. Place the bootstrap capacitor near the BOOT pin and keep the routing from this capacitor to the LX node as short as possible.
- 4. Place the pre-regulator output ceramic capacitors  $(C_{\text{OUT}})$ relatively close to the output inductor and the IC. Ideally, the output capacitors, output inductor, and the IC should be on

the same layer. The output capacitors must use a ground place to make a very low-inductance connection back to the PGND pin. There must be 1 or 2 smaller ceramic capacitors as close as possible to the VREG pin.

- 5. The two charge pump capacitors must be placed as close as possible to VCP and CP1/CP2.
- 6. The ceramic capacitors for the LDOs (3V3, V5A, V5B, V5P, and V5CAN) must be placed near their output pins. The V5P output must have a 1 A/40 V Schottky diode located very close to its pin to limit negative voltages.
- 7. The VCC bypass capacitor must be placed very close to the VCC pin.
- 8. Place the COMP network (CZ, RZ, CP) as close as possible to the COMP pin. Place vias to the GND plane as close as possible to these components.
- 9. The thermal pad under the ARG81402 must connect to the ground plane(s) with multiple vias. More vias will ensure the lowest junction temperature and highest efficiency.



**INPUT/OUTPUT STRUCTURES**





Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com

## **PACKAGE OUTLINE DRAWING**



**Figure 30: Package ET, 32-Pin QFN**



#### **Revision History**



Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

**www.allegromicro.com**

