

# 3A, 1MHz, Synchronous Step-Down Converter

## **General Description**

The RT8061A is a high efficiency synchronous, step-down DC/DC converter. Its input voltage range from 2.7V to 5.5V that provides an adjustable regulated output voltage from 0.6V to V<sub>IN</sub> while delivering up to 3A of output current. The internal synchronous low on resistance power switches increase efficiency and eliminate the need for an external Schottky diode. The switching frequency is fixed internally at 1MHz. The 100% duty cycle provides low dropout operation, hence extending battery life in portable systems. Current mode operation with internal compensation allows the transient response to be optimized over a wide range of loads and output capacitors. The RT8061A is operated in PWM/PSM mode to achieve high efficiency for a wide load range. The RT8061A is available in a WDFN-10L 3x3 package.

## **Ordering Information**

RT8061A Package Type
QW: WDFN-10L 3x3 (W-Type)

Lead Plating System
Z: ECO (Ecological Element with
Halogen Free and Pb free)

#### Note:

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


#### **Features**

- High Efficiency: Up to 95%
- Low  $R_{DS(ON)}$  Internal Switches :  $69m\Omega/49m\Omega$  at  $V_{IN}$  = 5V
- Fixed Frequency: 1MHz
- No Schottky Diode Required
- 0.6V Reference Allows Low Output Voltage
- PWM/PSM Mode Operation
- Low Dropout Operation: 100% Duty Cycle
- OCP, UVP, OVP, OTP
- RoHS Compliant and Halogen Free

## **Applications**

- Portable Instruments
- Battery-Powered Equipment
- Notebook Computers
- Distributed Power Systems
- IP Phones
- Digital Cameras

## **Pin Configuration**



WDFN-10L 3x3

## **Marking Information**




11 : Product Code YMDNN : Date Code

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




# **Typical Application Circuit**



# **Functional Pin Description**

Pin No.	Pin Name	Pin Function		
1, 7	NC	No internal connection.		
2, 3	LX	Switch node. Connection this pin to the inductor.		
4	PGOOD	Power good indicator. This pin is an open drain logic output that is pulled to ground when the output voltage is less than 90% of the target output voltage.		
5	EN	Enable control. Pull high to turn on. Do not float.		
6	FB	Feedback. This pin receives the feedback voltage from a resistive voltage divider connected across the output.		
8	SVIN	Signal input. Decouple this pin to GND with at least 1μF ceramic cap.		
9, 10	PVIN	Power input. Decouple this pin to GND with at least 4.7µF ceramic cap.		
11 (Exposed Pad)	GND	The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.		

## **Functional Block Diagram**



Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



## Absolute Maximum Ratings (Note 1)

Supply Input Voltage, PVIN, SVIN	0.3V to 6.5V
LX Pin Voltage	
DC	-0.3V to $(VIN + 0.3V)$
<100ns	2.5V to 9V
• Other I/O Pin Voltage	0.3V to 6.5V
<ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul>	
WDNF-10L 3x3	- 1.429W
Package Thermal Resistance (Note 2)	
WDFN-10L 3x3, $\theta_{JA}$	- 70°C/W
WDFN-10L 3x3 θ <sub>JC</sub>	- 8.2°C/W
• Junction Temperature	- 150°C
• Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	- 2kV
Recommended Operating Conditions (Note 4)	
Supply Input Voltage, PVIN, SVIN	- 2.7V to 5.5V

• Junction Temperature Range ----- -10°C to 105°C

### **Electrical Characteristics**

( $V_{IN}$  = 5.5V,  $T_A$  = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Feedback Reference Voltage		V <sub>REF</sub>		0.594	0.6	0.606	٧	
Feedback Leakage Current		I <sub>FB</sub>			0.1	0.4	μΑ	
DC Bias Current			Active, $V_{FB} = 0.7V$ , not switching		110	140	_	
			Shutdown			1	μΑ	
Output Voltage Line Regulation			V <sub>IN</sub> = 2.7V to 5.5V I <sub>OUT</sub> = 0A		0.3		%/V	
Output Voltage Load Regulation			(Note 5)	-1		1	%	
Switch Leakage Current						1	μΑ	
Switching Frequency				0.8	1	1.2	MHz	
Switch On-Resistance, High		R <sub>DS(ON)_P</sub>			69		mΩ	
Switch On-Resistance, Low		R <sub>DS(ON)_N</sub>			49		mΩ	
PMOS Current Limit (latch-off)		I <sub>LIM</sub>		4			Α	
Under-Voltage Lockout Threshold		Vuvlo	VIN rising	2.2	2.4	2.6	.,	
			VIN falling	2	2.2	2.4	V	
EN Threshold Voltage	Logic-High	V <sub>IH</sub>		1.6			V I	
	Logic-Low	V <sub>IL</sub>				0.4		
EN Pull Low Resistance					500		kΩ	

Copyright ©2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Over-Temperature Protection (latch-off)	T <sub>SD</sub>			150		°C
Soft-Start Time	tss		500			μS
V <sub>OUT</sub> Discharge Resistance				100		Ω
Vout Over-Voltage Protection (latch-off, delay time = 10μs)			115	120	130	%
V <sub>OUT</sub> Under-Voltage Lockout Threshold (latch-off)			57	66	75	%
Power Good		Measured FB, with respect to V <sub>REF</sub>	85	90		%
Power Good Hysteresis				5		%


- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}C$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design.





# **Typical Operating Characteristics**


















Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.





















Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

















Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



## **Application Information**

The RT8061A is a single-phase buck PWM converter. It provides single feedback loop, current mode control with fast transient response. An internal 0.6V reference allows the output voltage to be precisely regulated for low output voltage applications. A fixed switching frequency (1MHz) oscillator and internal compensation are integrated to minimize external component count. Protection features include over-current protection, under-voltage protection, over-voltage protection and over-temperature protection.

#### **PWM Operation**

The RT8061A utilizes DEM control to improve light load efficiency. Depending on the load current, the controller automatically operates in Diode-Emulation Mode (DEM) or in Continuous Conduction Mode (CCM) with fixedfrequency PWM.

At light load condition, the RT8061A automatically operates in diode-emulation mode to reduce switching frequency and improve efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point where its valley touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. By emulating the behavior of diodes, the low-side MOSFET allows only partial negative current to flow when the inductor freewheeling current reaches negative. As the load current further decreases, it takes longer and longer to discharge the output capacitor to the level that that requires the next UGATE "ON" cycle. In contrast, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous conduction. The controller will then operate in continuous conduction mode with 1MHz fixed PWM switching frequency.

#### **Output Voltage Setting**

Connect a resistive voltage divider at the FB between Vout and GND to adjust the output voltage. The output voltage is set according to the following equation:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right)$$

www.richtek.com

where  $V_{FB}$  is 0.6V (typ.).




Figure 1. Setting V<sub>OUT</sub> with a Voltage Divider

#### Chip Enable and Disable

The EN pin allows for power sequencing between the controller bias voltage and another voltage rail. The RT8061A remains in shutdown if the EN pin is lower than 400mV. When the EN pin rises above the V<sub>EN</sub> trip point, the RT8061A begins a new initialization and soft-start cycle.

#### **Internal Soft-Start**

The RT8061A provides an internal soft-start function to prevent large inrush current and output voltage overshoot when the converter starts up. The Soft-Start (SS) automatically begins once the chip is enabled. During softstart, the internal soft-start capacitor becomes charged and generates a linear ramping up voltage across the capacitor. This voltage clamps the voltage at the FB pin, causing PWM pulse width to increase slowly and in turn reduce the output surge current. The internal 0.6V reference takes over the loop control once the internal ramping-up voltage becomes higher than 0.6V.

#### **UVLO Protection**

The RT8061A has input Under Voltage Lockout protection (UVLO). If the input voltage exceeds the UVLO rising threshold voltage (2.4V typ.), the converter resets and prepares the PWM for operation. If the input voltage falls below the UVLO falling threshold voltage during normal operation, the device will stop switching. The UVLO rising and falling threshold voltage has a hysteresis to prevent noise-caused reset.

#### **Inductor Selection**

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as shown below:

$$L = \frac{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)}{f_{SW} \times LIR \times I_{LOAD(MAX)} \times V_{IN}}$$



where LIR is the ratio of the peak-to-peak ripple current to the average inductor current.

Find a low loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$IPEAK = ILOAD(MAX) + \left(\frac{LIR}{2} \times ILOAD(MAX)\right)$$

The calculation above serves as a general reference. To further improve transient response, the output inductor can be further reduced. This relation should be considered along with the selection of the output capacitor.

#### **Input Capacitor Selection**

High quality ceramic input decoupling capacitor, such as X5R or X7R, with values greater than  $20\mu F$  are recommended for the input capacitor. The X5R and X7R ceramic capacitors are usually selected for power regulator capacitors because the dielectric material has less capacitance variation and more temperature stability.

Voltage rating and current rating are the key parameters when selecting an input capacitor. Generally, selecting an input capacitor with voltage rating 1.5 times greater than the maximum input voltage is a conservatively safe design.

The input capacitor is used to supply the input RMS current, which can be approximately calculated using the following equation:

$$I_{IN\_RMS} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The next step is selecting a proper capacitor for RMS current rating. One good design is using more than one capacitor with low Equivalent Series Resistance (ESR) in parallel to form a capacitor bank.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be approximately calculated using the following equation:

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{IN} \times f_{SW}}$$

For example, if  $I_{OUT(MAX)} = 3A$ ,  $C_{IN} = 20\mu F$ ,  $f_{SW} = 1 MHz$ , the input voltage ripple will be 37.5 mV.

#### **Output Capacitor Selection**

The output capacitor and the inductor form a low pass filter in the buck topology. In steady state condition, the ripple current flowing into/out of the capacitor results in ripple voltage. The output voltage ripple (V<sub>P-P</sub>) can be calculated by the following equation:

$$V_{P-P} = LIR \times I_{LOAD(MAX)} \times \left(ESR + \frac{1}{8 \times C_{OUT} \times f_{SW}}\right)$$

When load transient occurs, the output capacitor supplies the load current before the controller can respond. Therefore, the ESR will dominate the output voltage sag during load transient. The output voltage undershoot ( $V_{SAG}$ ) can be calculated by the following equation :

$$V_{SAG} = \Delta I_{LOAD} \times ESR$$

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in di/dt during transient. Therefore, the ESL contributes to part of the voltage sag. Using a capacitor with low ESL can obtain better transient performance. Generally, using several capacitors connected in parallel can have better transient performance than using a single capacitor for the same total ESR.

Unlike the electrolytic capacitor, the ceramic capacitor has relatively low ESR and can reduce the voltage deviation during load transient. However, the ceramic capacitor can only provide low capacitance value. Therefore, use a mixed combination of electrolytic capacitor and ceramic capacitor to obtain better transient performance.

#### **Power Good Output (PGOOD)**

PGOOD is an open-drain type output and requires a pullup resistor. PGOOD is actively held low in soft-start, standby, and shutdown. It is released when the output voltage rises above 90% of nominal regulation point. The PGOOD signal goes low if the output is turned off or is 10% below its nominal regulation point.

Copyright @2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



#### **Under-Voltage Protection (UVP)**

The output voltage can be continuously monitored for under voltage. When under-voltage protection is enabled, both UGATE and LGATE gate drivers will be forced low if the output is less than 66% of its set voltage threshold. The UVP will be ignored for at least 3ms (typ.) after start up or a rising edge on the EN threshold. Toggle EN threshold or cycle V<sub>IN</sub> to reset the UVP fault latch and restart the controller.

#### **Over-Voltage Protection (OVP)**

The RT8061A is latched once OVP is triggered and can only be released by toggling EN threshold or cycling V<sub>IN</sub>. There is a 10µs delay built into the over-voltage protection circuit to prevent false transition.

#### **Over Current Protection (OCP)**

The RT8061A provides over-current protection by detecting high-side MOSFET peak inductor current. If the sensed peak inductor current remains over 4A (typ) for 5 clock cycles, OCP will be triggered. When OCP trips, the RT8061A will shut down and enter Latch-Off Mode to stop the energy transfer to the load. In Latch-Off Mode, the RT8061A can only be reset by EN or V<sub>IN</sub>.

#### Thermal Shutdown (OTP)

The device implements internal thermal shutdown when the junction temperature exceeds 150°C. When the OTP function is triggered, the RT8061A shuts down and enters Latch-Off Mode. In Latch-Off Mode, the RT8061A can be reset by EN or V<sub>IN</sub>.

#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$ 

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For WDFN-10L 3x3 packages, the thermal resistance,  $\theta_{JA}$ , is 70°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated by the following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (70^{\circ}C/W) = 1.429W$$
 for

WDFN-10L3x3 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 2. Derating Curve of Maximum Power Dissipation



#### **Layout Considerations**

Layout is very important in high frequency switching converter design. The PCB can radiate excessive noise and contribute to converter instability with improper layout. Certain points must be considered before starting a layout using the RT8061A.

- Make the traces of the main current paths as short and wide as possible.
- ▶ Put the input capacitor as close as possible to the device pins (V<sub>IN</sub> and GND).
- ▶ LX node encounters high frequency voltage swings so it should be kept in a small area. Keep sensitive components away from the LX node to prevent stray capacitive noise pick-up.
- Ensure all feedback network connections are short and direct. Place the feedback network as close to the chip as possible.
- The GND pin and Exposed Pad should be connected to a strong ground plane for heat sinking and noise protection.
- An example of PCB layout guide is shown in Figure 3.
   for reference.





Figure 3. PCB Layout Guide



## **Outline Dimension**



Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	2.950	3.050	0.116	0.120	
D2	2.300	2.650	0.091	0.104	
Е	2.950	3.050	0.116	0.120	
E2	1.500	1.750	0.059	0.069	
е	0.5	500	0.020		
L	0.350	0.450	0.014	0.018	

W-Type 10L DFN 3x3 Package

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.