

CAT9554, CAT9554A

8-bit I²C and SMBus I/O Port with Interrupt

RoHS Compliance

FEATURES

- 400kHz I²C bus compatible*
- 2.3V to 5.5V operation
- Low stand-by current
- 5V tolerant I/Os
- 8 I/O pins that default to inputs at power-up
- High drive capability
- Individual I/O configuration
- Polarity inversion register
- Active low interrupt output
- Internal power-on reset
- No glitch on power-up
- Noise filter on SDA/SCL inputs
- Cascadable up to 8 devices
- Industrial temperature range
- RoHS-compliant 16-lead SOIC and TSSOP, and 16-pad TQFN (4 x 4 mm) packages

APPLICATIONS

- White goods (dishwashers, washing machines)
- Handheld devices (cell phones, PDAs, digital cameras)
- Data Communications (routers, hubs and servers)

DESCRIPTION

The CAT9554 and CAT9554A are CMOS devices that provide 8-bit parallel input/output port expansion for I²C and SMBus compatible applications. These I/O expanders provide a simple solution in applications where additional I/Os are needed: sensors, power switches, LEDs, pushbuttons, and fans.

The CAT9554/9554A consist of an input port register, an output port register, a configuration register, a polarity inversion register and an $I^2C/SMBus$ -compatible serial interface.


Any of the eight I/Os can be configured as an input or output by writing to the configuration register. The system master can invert the CAT9554/9554A input data by writing to the active-high polarity inversion register.

The CAT9554/9554A features an active low interrupt output which indicates to the system master that an input state has changed.

The device's extended addressing capability allows up to 8 devices to share the same bus. The CAT9554A is identical to the CAT9554 except the fixed part of the I²C slave address is different. This allows up to 16 of devices (eight CAT9554 and eight CAT9554A) to be connected on the same bus.

For Ordering Information details, see page 15.

BLOCK DIAGRAM



^{*} Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.




PIN CONFIGURATION

TSSOP (Y) 16 □vcc 15 SDA 14 SCL INT 13 I/O0 [12 I/O1 [1/07 6 11 ____I/O6 I/O2 [I/O3 [10 1/05 9 1/04

SOIC (W)

TQFN (HV4)



4 x 4 mm **Top View**

PIN DESCRIPTION

V_{SS}[

SOIC / TSSOP	TQFN	PIN NAME	FUNCTION
1	15	A ₀	Address Input 0
2	16	A ₁	Address Input 1
3	1	A ₂	Address Input 2
4-7	2-5	I/O ₀₋₃	Input/Output Port 0 to Input/Output Port 3
8	6	V _{SS}	Ground
9-12	7-10	I/O ₄₋₇	Input/Output Port 4 to Input/Output Port 7
13	11	INT	Interrupt Output (open drain)
14	12	SCL	Serial Clock
15	13	SDA	Serial Data
16	14	V _{CC}	Power Supply

ABSOLUTE MAXIMUM RATINGS(1)

V_{CC} with Respect to Ground –0.5V to +6.5V
Voltage on Any Pin with Respect to Ground0.5V to +5.5V
DC Current on I/O $_0$ to I/O $_7$ \pm 50 mA
DC Input Current ±20 mA
V _{CC} Supply Current 85mA

V _{SS} Supply Current	100mA
Package Power Dissipation Capability (T _A = 25°C)	1 0\\
Junction Temperature	
Storage Temperature	
·	

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Reference Test Method	Min	Units
VZAP ⁽²⁾	ESD Susceptibility	JEDEC Standard JESD 22	2000	Volts
ILTH ⁽²⁾⁽³⁾	Latch-up	JEDEC Standard 17	100	mA

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- This parameter is tested initially and after a design or process change that affects the parameter.
- Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.



D.C. OPERATING CHARACTERISTICS

 V_{CC} = 2.3 to 5.5 V; T_A = -40°C to +85°C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies	•		•		•	
V _{CC}	Supply voltage		2.3	_	5.5	V
I _{cc}	Supply current	Operating mode; $V_{CC} = 5.5 \text{ V}$; no load; $f_{SCL} = 100 \text{ kHz}$	_	104	175	μΑ
I _{stbl}	Standby current	Standby mode; $V_{CC} = 5.5 \text{ V}$; no load; $V_{I} = V_{SS}$; $f_{SCL} = 0 \text{ kHz}$; $I/O = \text{inputs}$	_	550	700	μΑ
I _{stbh}	Standby current	Standby mode; $V_{CC} = 5.5 \text{ V}$; no load; $V_{I} = V_{CC}$; $f_{SCL} = 0 \text{ kHz}$; $I/O = \text{inputs}$	_	0.25	1	μΑ
V_{POR}	Power-on reset voltage	No load; $V_I = V_{CC}$ or V_{SS}	_	1.5	1.65	V
SCL, SDA	A, INT					
V _{IL} (1)	Low level input voltage		-0.5	_	0.3 V _{CC}	V
V _{IH} ⁽¹⁾	High level input voltage		0.7 V _{CC}	_	5.5	V
I _{OL}	Low level output current	V _{OL} = 0.4V	3	_	_	mA
ΙL	Leakage current	$V_{I} = V_{CC} \text{ or } V_{SS}$	- 1	_	+1	μΑ
C _I (2)	Input capacitance	$V_{I} = V_{SS}$	_	_	6	рF
C _O (2)	Output capacitance	$V_O = V_{SS}$	_	_	8	pF
A ₀ , A ₁ , A ₂	2					
V _{IL} (1)	Low level input voltage		-0.5	_	0.8	V
V _{IH} ⁽¹⁾	High level input voltage		2.0	_	5.5	V
ILI	Input leakage current		-1	_	1	μA
I/Os			ļ		ļ	!
V _{IL}	Low level input voltage		-0.5	_	0.8	V
V _{IH}	High level input voltage		2.0	_	5.5	V
		$V_{OL} = 0.5 \text{ V}; V_{CC} = 2.3 \text{ V}; (3)$	8	10	_	mA
		$V_{OL} = 0.7 \text{ V}; V_{CC} = 2.3 \text{ V}; $ (3)	10	13	_	mA
	I am land a day day day	$V_{OL} = 0.5 \text{ V}; V_{CC} = 4.5 \text{ V}; (3)$	8	17	_	mA
I _{OL}	Low level output current	$V_{OL} = 0.7 \text{ V}; V_{CC} = 4.5 \text{ V}; (3)$	10	24	_	mA
		$V_{OL} = 0.5 \text{ V}; V_{CC} = 3.0 \text{ V}; (^{(3)})$	8	14	_	mA
		$V_{OL} = 0.7 \text{ V}; V_{CC} = 3.0 \text{ V}; ^{(3)}$	10	19	_	mA
		$I_{OH} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}; ^{(4)}$	1.8	_	_	V
		$I_{OH} = -10 \text{ mA}; V_{CC} = 2.3 \text{ V}; (4)$	1.7	_	_	V
W	High level output voltage	$I_{OH} = -8 \text{ mA; } V_{CC} = 3.0 \text{ V; } ^{(4)}$	2.6	_	_	V
V _{OH}	High level output voltage	$I_{OH} = -10 \text{ mA; } V_{CC} = 3.0 \text{ V; } ^{(4)}$	2.5	_	_	V
		$I_{OH} = -8 \text{ mA}; V_{CC} = 4.75 \text{ V}; ^{(4)}$	4.1	_	_	V
		$I_{OH} = -10 \text{ mA}; V_{CC} = 4.75 \text{ V}; (4)$	4.0			V
I _{IH}	Input leakage current	$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC}$	_	_	1	μΑ
I _{IL}	Input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{SS}$	_		-100	μA
C _I (2)	Input capacitance		_	_	5	pF
C _O (2)	Output capacitance			_	8	рF

- 1. V_{IL} min and V_{IH} max are reference values only and are not tested.
- 2. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- 3. The total current sunk by all I/Os must be limited to 100 mA and each I/O limited to 25 mA maximum.
- 4. The total current sourced by all I/Os must be limited to 85 mA.



A.C. CHARACTERISTICS

 V_{CC} = 2.3V to 5.5V, T_A = -40°C to +85°C, unless otherwise specified⁽¹⁾.

Symbol	Parameter	Min	Max	Units
f _{SCL}	Clock Frequency		400	kHz
t _{SP}	Input Filter Spike Suppression (SDA, SCL)		50	ns
t _{LOW}	Clock Low Period	1.3		μs
t _{HIGH}	Clock High Period	0.6		μs
t _R ⁽²⁾	SDA and SCL Rise Time	20	300	ns
t _F ⁽²⁾	SDA and SCL Fall Time	20	300	ns
t _{HD:STA}	Start Condition Hold Time	0.6		μs
t _{SU:STA}	Start Condition Setup Time (for a Repeated Start)	0.6		μs
t _{HD:DAT}	Data Input Hold Time	0		ns
t _{SU:DAT}	Data In Setup Time	100		ns
t _{SU:STO}	Stop Condition Setup Time	0.6		μs
t _{AA}	SCL Low to Data Out Valid		900	ns
t _{DH}	Data Out Hold Time	50		ns
t _{BUF} ⁽²⁾	Time the Bus must be Free Before a New Transmission Can Start	1.3		μs
Port Timing				
t _{PV}	Output Data Valid		200	ns
t _{PS}	Input Data Setup Time	100		ns
t _{PH}	Input Data Hold Time	1		μs
Interrupt Ti	ming			
t _{IV}	Interrupt Valid		4	μs
t _{IR}	Interrupt Reset		4	μs

^{1.} Test conditions according to "AC Test Conditions" table.

^{2.} This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.



AC TEST CONDITIONS

Input Rise and Fall time	< = 10ns
CMOS Input Voltages	0.2V _{CC} to 0.8V _{CC}
CMOS Input Reference Voltages	0.3V _{CC} to 0.7V _{CC}
TTL Input Voltages	0.4V to 2.4V
TTL Input Reference Voltages	0.8V, 2.0V
Output Reference Voltages	0.5V _{CC}
Output Load: SDA, INT	Current Souce I _{OL} = 3mA; C _L = 100pF
Output Load: I/Os	Current Source: I _{OL} /I _{OH} = 10mA; C _L = 50pF




Figure 1. 2-Wire Serial Interface Timing



PIN DESCRIPTION

SCL: Serial Clock

The serial clock input clocks all data transferred into or out of the device. The SCL line requires a pull-up resistor if it is driven by an open drain output.

SDA: Serial Data/Address


The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs. A pull-up resistor must be connected from SDA line to Vcc. The value of the pull-up resistor, R_P, can be calculated based on minimum and maximum values from Figure 2 and Figure 3 (see Note).


A₀, A₁, A₂: Device Address Inputs

These inputs are used for extended addressing capability. The A_0 , A_1 , A_2 pins should be hardwired to V_{CC} or V_{SS} . When hardwired, up to eight CAT9554/9554As may be addressed on a single bus system. The levels on these inputs are compared with corresponding bits, A_2 , A_1 , A_0 , from the slave address byte.

I/O₀ to I/O₇: Input / Output Ports

Any of these pins may be configured as input or output. The simplified schematic of I/O_0 to I/O_7 is shown in Figure 4. When an I/O is configured as an input, the Q1 and Q2 output transistors are off creating a high impedance input with a weak pull-up resistor (typical 100 k Ω). If the I/O pin is configured as an output, the pushpull output stage is enabled. Care should be taken if an external voltage is applied to an I/O pin configured as an output due to the low impedance paths that exist between the pin and either V_{CC} or V_{SS} .








Figure 3. Maximum R_P Value versus
Bus Capacitance

Note: According to the Fast Mode I^2C bus specification, for bus capacitance up to 200pF, the pull up device can be a resistor. For bus loads between 200pF and 400pF, the pull-up device can be a current source (Imax = 3mA) or a switched resistor circuit.



INT: Interrupt Output

The open-drain interrupt output is activated when one of the port pins configured as an input changes state (differs from the corresponding input port register bit state). The interrupt is deactivated when the input returns to its previous state or the input port register is read. Changing an I/O from an output to an input may cause a false interrupt if the state of the pin does not match the contents of the input port register.




Figure 4. Simplified Schematic of I/O₀ to I/O₇



FUNCTIONAL DESCRIPTION

The CAT9554 and CAT9554A general purpose input/output (GPIO) peripherals provide up to eight I/O ports, controlled through an I²C compatible serial interface

The CAT9554/54A support the I²C Bus data transmission protocol. This I²C Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT9554/9554A operate as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

I²C Bus Protocol

The features of the I²C bus protocol are defined as follows:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 5).

START and STOP Conditions

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT9554/9554A monitors the SDA and SCL lines and will not respond until this condition is met.

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

Device Addressing

After the bus Master sends a START condition, a slave address byte is required to enable the CAT9554/9554A for a read or write operation. The four most significant bits of the slave address are fixed as binary 0100 for the CAT9554 (Figure 6) and as 0111 for the CAT9554A (Figure 7). The CAT9554/9554A uses the next three bits as address bits.

The address bits A_2 , A_1 and A_0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7-bit slave address is the R/W bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected.

Following the START condition and the slave address byte, the CAT9554/9554A monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT9554/9554A then performs a read or a write operation depending on the state of the R/W bit.




Figure 5. START/STOP Conditions




Figure 6. CAT9554 Slave Address




Figure 7. CAT9554A Slave Address



Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 5).

The CAT9554/9554A respond with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT9554/9554A begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT9554/9554A will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue a STOP condition to return the CAT9554/9554A to the standby power mode and place the device in a known state.

Registers and Bus Transactions

The CAT9554/9554A consist of an input port register, an output port register, a polarity inversion register and a configuration register. Table 1 shows the register address table. Tables 2 to 5 list Register 0 through Register 3 information.

Table 1. Register Command Byte

Command (hex)	Protocol	Function
0x00	Read byte	Input port register
0x01	Read/write byte	Output port register
0x02	Read/write byte	Polarity inversion register
0x03	Read/write byte	Configuration register

The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read.

The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

Table 2. Register 0 – Input Port Register

bit	17	16	15	14	l3	l2	l1	10
default	1	1	1	1	1	1	1	1

Table 3. Register 1 – Output Port Register

bit	07	O6	O5	O4	О3	O2	01	00
default	1	1	1	1	1	1	1	1

Table 4. Register 2 – Polarity Inversion Register

bit	N7	N6	N5	N4	N3	N2	N1	N0
default	0	0	0	0	0	0	0	0

Table 5. Register 3 – Configuration Register

bit	C7	C6	C5	C4	СЗ	C2	C1	C0
default	1	1	1	1	1	1	1	1




Figure 8. Acknowledge Timing



The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Bit values in this register have no effect on I/O pins defined as inputs. Reads from the output port register reflect the value that is in the flip-flop controlling the output, not the actual I/O pin value.

The polarity inversion register allows the user to invert the polarity of the input port register data. If a bit in this register is set ("1") the corresponding input port data is inverted. If a bit in the polarity inversion register is cleared ("0"), the original input port polarity is retained.

The configuration register sets the directions of the ports. Set the bit in the configuration register to enable

the corresponding port pin as an input with a high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At power-up, the I/Os are configured as inputs with a weak pull-up resistor to $V_{\rm CC}$.

Data is transmitted to the CAT9554/9554A registers using the write mode shown in Figure 9 and Figure 10.

The CAT9554/9554A registers are read according to the timing diagrams shown in Figure 11 and Figure 12. Once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte will be sent.




Figure 9. Write to Output Port Register




Figure 10. Write to Configuration or Polarity Inversion Register



Power-On Reset Operation

When the power supply is applied to V_{CC} pin, an internal power-on reset pulse holds the CAT9554/9554A in a reset state until V_{CC} reaches V_{POR} level. At this point, the

reset condition is released and the internal state machine and the CAT9554/9554A registers are initialized to their default state.




Figure 11. Read from Register





Figure 12. Read Input Port Register




PACKAGE OUTLINE DRAWINGS


SOIC 16-Lead 150 mils (W)



SYMBOL	MIN	NOM	MAX
Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	9.80	9.90	10.00
Е	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW






SIDE VIEW END VIEW

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- 1. All dimensions are in millimeters. Angles in degrees.
- 2. Complies with JEDEC standards MS-012.




TSSOP 16-Lead 4.4mm (Y)




SYMBOL	MIN	NOM	MAX
Α			1.10
A1	0.05		0.15
A2	0.85		0.95
b	0.19		0.30
С	0.13		0.20
D	4.90		5.10
Е	6.30		6.50
E1	4.30		4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.45		0.75
θ1	0°		8°

TOP VIEW



SIDE VIEW





For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- 1. All dimensions are in millimeters. Angles in degrees.
- 2. Complies with JEDEC standards MO-153.





TQFN 16-Pad 4 x 4mm (HV4)





SYMBOL	MIN	NOM	MAX
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3		0.20 REF	
b	0.25	0.30	0.35
D	3.90	4.00	4.10
D2	2.00	2.10	2.20
Е	3.90	4.00	4.10
E2	2.00	2.10	2.20
е		0.65 BSC	
L	0.45	0.55	0.65






For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC Standard MO-220.



EXAMPLE OF ORDERING INFORMATION



ORDERING PART NUMBER

Part Number	Package	Lead Finish
CAT9554WI-G	SOIC	NiPdAu
CAT9554WI-GT2	SOIC	NiPdAu
CAT9554YI-G	TSSOP	NiPdAu
CAT9554YI-GT2	TSSOP	NiPdAu
CAT9554HV4I	TQFN	Matte-Tin
CAT9554HV4I-T2	TQFN	Matte-Tin
CAT9554HV4I-G	TQFN	NiPdAu
CAT9554HV4I-GT2	TQFN	NiPdAu

Part Number	Package	Lead Finish
CAT9554AWI-G	SOIC	NiPdAu
CAT9554AWI-GT2	SOIC	NiPdAu
CAT9554AYI-G	TSSOP	NiPdAu
CAT9554AYI-GT2	TSSOP	NiPdAu
CAT9554AHV4I	TQFN	Matte-Tin
CAT9554AHV4I-T2	TQFN	Matte-Tin
CAT9554AHV4I-G	TQFN	NiPdAu
CAT9554AHV4I-GT2	TQFN	NiPdAu

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) The device used in the above example is a CAT9554WI-GT2 (SOIC, Industrial Temperature, NiPdAu, Tape & Reel, 2000 pcs / Reel).
- (4) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.

REVISION HISTORY

Date	Rev.	Comments
07/08/2005	Α	Initial Issue
06/28/2006	В	Update Features
		Add Applications
		Update Descriptions
		Update Pin Description Table
		Update Absolute Maximum Ratings
		Update D.C Operating Characteristics
		Update A.C Characteristics
		Update AC Test Conditions
		Update Pin Description
		Update Figure 2, Figure 4, Figure 5, Figure 8 and Figure 12
		Update Functional Description
		Update Package Drawings
		Update Ordering Information
01/21/08	С	Update Package Outline Drawings
		Update Example of Ordering Information
		Update Ordering Part Number
		Change Document number from 25088

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Adaptive Analog™, Beyond Memory™, DPP™, EZDim™, LDD™, MiniPot™, Quad-Mode™ and Quantum Charge Programmable™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000

Fax: 408.542.1200 www.catsemi.com Publication #: MD-9002

Revison: C

Issue date: 01/21/080