


3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM

Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Six flow through/pipelined devices:
 - □ 16K x 16/18 organization (CY7C09269V/369V)
 - ☐ 32K x 16/18 organization (CY7C09279V/379V)
 - □ 64K x 16/18 organization (CY7C09289V/389V)
- Three modes:
 - □ Flow through
 - □ Pipelined
 - □ Burst
- Pipelined output mode on both ports allows fast 100 MHz operation
- 0.35 micron CMOS for optimum speed and power
- High speed clock to data access: 6.5^[1, 2], 7.5^[2], 9, 12 ns (max)

- 3.3V low operating power:
 - ☐ Active = 115 mA (typical)
- ☐ Standby = 10 μA (typical)
- Fully synchronous interface for easier operation
- Burst counters increment addresses internally:
 - □ Shorten cycle times
 - Minimize bus noise
 - Supported in flow through and pipelined modes
- Dual chip enables easy depth expansion
- Upper and lower byte controls for bus matching
- Automatic power down
- Commercial and industrial temperature ranges
- Pb-Free 100-pin TQFP package available




- 1. Call for availability.
- See page 6 for Load Conditions.
- I/O₈-I/O₁₅ for x16 devices; I/O₉-I/O₁₇ for x18 devices.
 I/O₀-I/O₇ for x16 devices. I/O₀-I/O₈ for x18 devices.
 A₀-A₁₃ for 16K; A₀-A₁₄ for 32K; A₀-A₁₅ for 64K devices.



Pinouts

Figure 1. 100-Pin TQFP (Top View)




- 6. This pin is NC for CY7C09269V.
- 7. This pin is NC for CY7C09269V and CY7C09279V.
- 8. For CY7C09269V and CY7C09279V, pin #18 connected to V_{CC} is pin compatible to an IDT 5V x16 pipelined device; connecting pin #18 and #58 to GND is pin compatible to an IDT 5V x16 flow through device.



Pinouts (continued)

Figure 2. 100-Pin TQFP (Top View)



Selection Guide

Specifications	CY7C09269V/79V/89V CY7C09369V/79V/89V	CY7C09269V/79V/89V CY7C09369V/79V/89V	CY7C09269V/79V/89V CY7C09369V/79V/89V	CY7C09269V/79V/89V CY7C09369V/79V/89V
·	-6 ^[1, 2]	-7 ^[2]	-9	-12
f _{MAX2} (MHz) (Pipelined)	100	83	67	50
Max. Access Time (ns) (Clock to Data, Pipelined)	6.5	7.5	9	12
Typical Operating Current I _{CC} (mA)	175	155	135	115
Typical Standby Current for I _{SB1} (mA) (Both Ports TTL Level)	25	25	20	20
Typical Standby Current for I _{SB3} (μA) (Both Ports CMOS Level)	10	10	10	10

^{9.} This pin is NC for CY7C09369V.

^{10.} This pin is NC for CY7C09369V and CY7C09379V.



Pin Definitions

Left Port	Right Port	Description
A _{0L} -A _{15L}	A _{0R} -A _{15R}	Address Inputs (A ₀ –A ₁₄ for 32K, A ₀ –A ₁₃ for 16K devices).
ADS _L	ADS _R	Address Strobe Input. Used as an address qualifier. This signal must be asserted LOW to access the part using an externally supplied address. Asserting this signal LOW also loads the burst counter with the address present on the address pins.
CE _{0L} , CE _{1L}	CE _{0R} ,CE _{1R}	Chip Enable Input. To select either the left or right port, both \overline{CE}_0 AND CE_1 must be asserted to their active states ($CE_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$).
CLK _L	CLK _R	Clock Signal. This input can be free running or strobed. Maximum clock input rate is f _{MAX} .
CNTENL	CNTENR	Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.
CNTRST _L	CNTRST _R	Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O _{0L} –I/O _{17L}	I/O _{0R} –I/O _{17R}	Data Bus Input/Output (I/O ₀ –I/O ₁₅ for x16 devices).
LB _L	LB _R	Lower Byte Select Input . Asserting this signal LOW enables read and write operations to the <u>lower byte</u> . ($I/O_0-I/O_8$ for x18, $I/O_0-I/O_7$ for x16) of the memory array. For read operations both the LB and OE signals must be asserted to drive output data on the lower byte of the data pins.
UB _L	UB _R	Upper Byte Select Input. Same function as $\overline{\text{LB}}$, but to the upper byte (I/O _{8/9L} -I/O _{15/17L}).
OE _L	OE _R	Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations.
R/W _L	R/W _R	Read/Write Enable Input . This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.
FT/PIPE _L	FT/PIPE _R	Flow Through/Pipelined Select Input. For flow through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.
GND		Ground Input.
NC		No Connect.
V _{CC}		Power Input.

Functional Description

The CY7C09269V/79V/89V and CY7C09369V/79V/89V are high speed 3.3V synchronous CMOS 16K, 32K, and 64K x 16/18 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory^[11]. Registers on control, address, and data lines allow for minimal setup and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid $t_{\rm CD2}$ = 6.5 ns^[1, 2] (pipelined). Flow through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow through mode, data is available $t_{\rm CD1}$ = 18 ns after the address is clocked into the device. Pipelined output or flow through mode is selected through the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW to HIGH transition of the clock signal. The internal write pulse is self timed to allow the shortest possible cycle times.

A HIGH on $\overline{\text{CE}}_0$ or LOW on CE_1 for one clock cycle powers down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables enables easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with $\overline{\text{CE}}_0$ LOW and CE_1 HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and use the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter increments on each LOW to HIGH transition of that port's clock signal. This reads/writes one word from or into each successive address location, until CNTEN is deasserted. The counter can address the entire memory array and loop back to the start. Counter Reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

Note

^{11.} When writing simultaneously to the same location, the final value cannot be guaranteed.



Maximum Ratings [12]

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature-65°C to +150 C

Ambient Temperature with

Power Applied-55°C to +125°C

Supply Voltage to Ground Potential-0.5V to +4.6V

DC Voltage Applied to Outputs in High Z State-0.5V to V_{CC}+0.5V

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	$3.3V\pm300~\text{mV}$
Industrial	–40°C to +85°C	$3.3V\pm300~\text{mV}$

Electrical Characteristics

Over the Operating Range

_									69V/79						
Parameter	Description			-6 ^{[1, 2}]		-7 ^[2]		-9			-12			Unit
				Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V _{OH}	Output HIGH Voltage (V _{CC} = Min. I _{OH} = -4.0 mA)		2.4			2.4			2.4			2.4			V
V _{OL}	Output LOW Voltage (V _{CC} = Min. I _{OH} = +4.0 mA)				0.4			0.4			0.4			0.4	V
V _{IH}	Input HIGH Voltage		2.0			2.0			2.0			2.0			V
V _{IL}	Input LOW Voltage				0.8			8.0			8.0			8.0	V
l _{oz}	Output Leakage Current		-10		10	-10		10	-10		10	-10		10	μΑ
I _{CC}	Operating Current	Com'l.		175	320		155	275		135	230		115	180	mΑ
	(V _{CC} = Max, I _{OUT} = 0 mA) Outputs Disabled	Indust.					275	390		185	300				mA
I _{SB1}	Standby Current	Com'l.		25	95		25	85		20	75		20	70	mA
	(Both Ports TTL Level) ^[13] $CE_L \& CE_R \ge V_{IH}, f = f_{MAX}$	Indust.					85	120		35	85				mA
I _{SB2}	Standby Current	Com'l.		115	175		105	165		95	155		85	140	mA
	$\frac{\text{(One Port TTL Level)}^{[13]}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}}$	Indust.					165	210		105	165				mA
I _{SB3}	Standby Current	Com'l.		10	250		10	250		10	250		10	250	μΑ
	$\frac{\text{(Both Ports CMOS Level)}^{[13]}}{\text{CE}_L \& \text{CE}_R \ge V_{CC} - 0.2V, f = 0}$	Indust.					10	250		10	250				μА
I _{SB4}	Standby Current	Com'l.		105	135		95	125		85	115		75	100	mA
	$\frac{\text{(One Port CMOS Level)}^{[13]}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}}$	Indust.					125	170		95	125				mA

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 3.3V$	10	pF
C _{OUT}	Output Capacitance		10	pF


Note

12. The voltage on any input or I/O pin can not exceed the power pin during power up.

^{13.} \overline{CE}_L and \overline{CE}_R are internal signals. To select either the left or right port, both \overline{CE}_0 and CE_1 must be asserted to their active states ($\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$).



Figure 3. AC Test Loads and Waveforms




- (a) Normal Load (Load 1)
- (b) Thévenin Equivalent (Load 1)
- (c) Three-State Delay (Load 2) (Used for t_{CKLZ}, t_{OLZ}, and t_{OHZ} including scope and jig)

Figure 4. AC Test Loads (Applicable to -6 and -7 only) [14]



(a) Load 1 (-6 and -7 only)



(b) Load Derating Curve

Note

14. Test Conditions: C = 10 pF.



Switching Characteristics


Over the Operating Range

					7C09269 7C09369					
Parameter	Description	-6	[1, 2]	-7	[2]	-	9		12	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{MAX1}	f _{Max} Flow Through		53		45		40		33	MHz
f _{MAX2}	f _{Max} Pipelined		100		83		67		50	MHz
t _{CYC1}	Clock Cycle Time - Flow Through	19		22		25		30		ns
t _{CYC2}	Clock Cycle Time - Pipelined	10		12		15		20		ns
t _{CH1}	Clock HIGH Time - Flow Through	6.5		7.5		12		12		ns
t _{CL1}	Clock LOW Time - Flow Through	6.5		7.5		12		12		ns
t _{CH2}	Clock HIGH Time - Pipelined	4		5		6		8		ns
t _{CL2}	Clock LOW Time - Pipelined	4		5		6		8		ns
t _R	Clock Rise Time		3		3		3		3	ns
t _F	Clock Fall Time		3		3		3		3	ns
t _{SA}	Address Set-Up Time	3.5		4		4		4		ns
t _{HA}	Address Hold Time	0		0		1		1		ns
t _{SC}	Chip Enable Setup Time	3.5		4		4		4		ns
t _{HC}	Chip Enable Hold Time	0		0		1		1		ns
t _{SW}	R/W Set-Up Time	3.5		4		4		4		ns
t _{HW}	R/W Hold Time	0		0		1		1		ns
t _{SD}	Input Data Setup Time	3.5		4		4		4		ns
t _{HD}	Input Data Hold Time	0		0		1		1		ns
t _{SAD}	ADS Set-Up Time	3.5		4		4		4		ns
t _{HAD}	ADS Hold Time	0		0		1		1		ns
t _{SCN}	CNTEN Setup Time	3.5		4.5		5		5		ns
t _{HCN}	CNTEN Hold Time	0		0		1		1		ns
t _{SRST}	CNTRST Setup Time	3.5		4		4		4		ns
t _{HRST}	CNTRST Hold Time	0		0		1		1		ns
t _{OE}	Output Enable to Data Valid		8		9		10		12	ns
t _{OLZ} ^[15,16]	OE to Low Z	2		2		2		2		ns
t _{OHZ} [15,16]	OE to High Z	1	7	1	7	1	7	1	7	ns
t _{CD1}	Clock to Data Valid - Flow Through		15		18		20		25	ns
t _{CD2}	Clock to Data Valid - Pipelined		6.5		7.5		9		12	ns
tnc	Data Output Hold After Clock HIGH	2		2		2		2		ns
t _{CKZ} ^[15,16]	Clock HIGH to Output High Z	2	9	2	9	2	9	2	9	ns
t _{CKZ} ^[15,16]	Clock HIGH to Output Low Z	2		2		2		2		ns
Port to Port	•	I .		1	1	I .	1	l .		1
t _{CWDD}	Write Port Clock HIGH to Read Data Delay		30		35		40		40	ns
t _{CCS}	Clock to Clock Setup Time		9		10		15		15	ns
300	<u>'</u>	1	l	1	1		1		1	

Notes
15. Test conditions used are Load 2.
16. This parameter is guaranteed by design, but it is not production tested.



Switching Waveforms



- Notes

 17. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.

 18. ADS = V_{IL}, CNTEN and CNTRST = V_{IH}.

 19. The output is disabled (high impedance state) by CE₀=V_{IH} or CE₁ = V_{IL} following the next rising edge of the clock.

 20. Addresses do not have to be accessed sequentially since ADS = V_{IL} constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

ŌE



Figure 7. Bank Select Pipelined Read^[21, 22]





Figure 8. Left Port Write to Flow Through Right Port Read [23, 24, 25, 26]



- 21. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each Bank consists of one Cypress dual-port device from this datasheet.

 ADDRESS_(B1) = ADDRESS_(B2).

 22. UB, LB, OE and ADS = V_{IL}; CE_{1(B1)}, CE_{1(B2)}, R/W, CNTEN, and CNTRST = V_{IH}.

 23. The same waveforms apply for a right port write to flow through left port read.

 24. CE₀, UB, LB, and ADS = V_{IL}; CE₁, CNTEN, and CNTRST = V_{IH}.

 25. OE = V_{IL} for the Right Port, which is being read from. OE = V_{IH} for the Left Port, which is being written to.

- 26. It $t_{CCS} \le maximum$ specified, then data from right port READ is not valid until the maximum specified for t_{CWDD} . If $t_{CCS} > maximum$ specified, then data is not valid until $t_{CCS} + t_{CD1}$. t_{CWDD} does not apply in this case.








Figure 10. Pipelined Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled) $^{[27,\ 28,\ 29,\ 30]}$



- 27. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only.
- 28. Output state (High, LOW, or high impedance) is determined by the previous cycle control signals.
- 29. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; \overline{CE}_1 , \overline{CNTEN} , and $\overline{CNTRST} = V_{IH}$.
- 30. During "No Operation", data in memory at the selected address may be corrupted and must be rewritten to ensure data integrity.





Notes

- 31. $\overline{ADS} = V_{IL}$, \overline{CNTEN} and $\overline{CNTRST} = V_{IH}$.
- 32. $\underline{\text{Add}}$ resses do not have to $\underline{\text{be acce}}$ ssed $\underline{\text{sequentially since ADS}} = V_{\text{IL}}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only.
- 33. $\overline{CE_0}$ and $\overline{ADS} = V_{IL}$; $\overline{CE_1}$, \overline{CNTEN} , and $\overline{CNTRST} = V_{IH}$.
- 34. During "No Operation", data in memory at the selected address may be corrupted and must be rewritten to ensure data integrity.
- 35. Output state (High, LOW, or high impedance) is determined by the previous cycle control signals.

READ -



Figure 13. Pipelined Read with Address Counter Advance^[36]






Figure 14. Flow Through Read with Address Counter Advance^[36]



Note 36. \overline{CE}_0 and $\overline{OE} = V_{IL}$; \overline{CE}_1 , $\overline{R/W}$ and $\overline{CNTRST} = V_{IH}$.




Figure 15. Write with Address Counter Advance (Flow Through or Pipelined Outputs)[37, 38]



Notes
37. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and R/\overline{W} = V_{IL} ; CE_1 and \overline{CNTRST} = V_{IH} .
38. The "Internal Address" is equal to the "External Address" when \overline{ADS} = V_{IL} and equals the counter output when \overline{ADS} = V_{IH} .



Figure 16. Counter Reset (Pipelined Outputs) $^{[39, \, 40, \, 41, \, 42]}$



^{39.} Addresses do not have to be accessed sequentially since \overline{ADS} = V_{IL} constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 40. <u>Output state (High, LOW, or high impedance)</u> is determined by the previous cycle control signals. 41. $\overline{\text{CE}_0}$, $\overline{\text{UB}}$, and $\overline{\text{LB}} = V_{\text{IL}}$; $\overline{\text{CE}_1} = V_{\text{IH}}$.

^{42.} No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



Read/Write and Enable Operation^[43, 44, 45]

		Inputs			Outputs	Operation
OE	CLK	CE ₀	CE ₁	R/W	I/O ₀ -I/O ₁₇	- Operation
Х		Н	Х	Х	High-Z	Deselected ^[46]
Х		Х	L	Х	High-Z	Deselected ^[46]
Х	7	L	Н	L	D _{IN}	Write
L	4	L	Н	Н	D _{OUT}	Read ^[35]
Н	X	L	Н	Х	High-Z	Outputs Disabled

Address Counter Control Operation^[43, 47, 48, 49]

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
Х	Χ	4	X	Х	L	D _{out(0)}	Reset	Counter Reset to Address 0
A _n	Х		L	Х	Н	D _{out(n)}	Load	Address Load into Counter
Х	A _n	7	Н	Н	Н	D _{out(n)}	Hold	External Address Blocked—Counter Disabled
Х	A _n		Н	L	Н	D _{out(n+1)}	Increment	Counter Enabled—Internal Address Generation
Х	A _n	4	Н	L	Н	D _{out(n+1)}	Increment	Counter Enabled—Internal Address Generation

^{43. &}quot;X" = "Don't Care", "H" = V_{IH}, "L" = V_{IL}. 44. <u>ADS</u>, <u>CNTEN</u>, <u>CNTRST</u> = "Don't Care".

^{45.} OE is an asynchronous input signal.

^{46.} When \overline{CE} changes state In the pipelined mode, deselection and read happen in the following clock cycle. 47. \overline{CE}_0 and $\overline{OE} = V_{IL}$; CE_1 and $R/W = V_{IH}$.

^{48.} Data shown for flow through mode; pipelined mode output is delayed by one cycle. 49. Counter operation is independent of $\overline{\text{CE}}_0$ and $\overline{\text{CE}}_1$.



Ordering Information

16K × 16 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
7.5 ^[2]	CY7C09269V-7AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial
9	CY7C09269V-9AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial
12	CY7C09269V-12AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial

32K × 16 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
7.5 ^[2]	CY7C09279V-7AC	51-85048	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09279V-7AXC		100-Pin Thin Quad Flat Pack (Pb-free)	
12	CY7C09279V-12AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial

64K × 16 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
9	CY7C09289V-9AC	51-85048	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09289V-9AXC		100-Pin Thin Quad Flat Pack (Pb-free)	
	CY7C09289V-9AI	51-85048	100-Pin Thin Quad Flat Pack	Industrial
	CY7C09289V-9AXI		100-Pin Thin Quad Flat Pack (Pb-free)	
12	CY7C09289V-12AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial



Ordering Information (Continued)


16K × 18 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
9	CY7C09369V-9AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial
12	CY7C09369V-12AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial

64K × 18 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
7.5 ^[2]	CY7C09389V-7AXC	51-85048	100-Pin Thin Quad Flat Pack (Pb-free)	Commercial
9	CY7C09389V-9AI	51-85048	100-Pin Thin Quad Flat Pack	Industrial


Ordering Code Definitions





Package Diagrams

Figure 17. 100-Pin Thin Plastic Quad Flat Pack (TQFP), 51-85048



51-85048 *D



Document History Page

Document Number: 38-06056						
Revision	ECN	Submission Date	Orig. of Change	Description of Change		
**	110215	12/18/01	SZV	Change from Spec number: 38-00668 to 38-06056		
*A	122306	12/27/02	RBI	Power up requirements added to Maximum Ratings Information		
*B	344354	See ECN	PCX	Added Pb-Free Part Ordering Information		
*C	2678221	03/25/2009	VKN/AESA	Added CY7C09379V-12AXCT part. Updated 51-85048 to *C.		
*D	2896210	03/22/2010	RAME	Updated Ordering Information Updated Package Diagrams		
*E	3111417	12/15/2010	ADMU	Updated Ordering Information. Added Ordering Code Definitions.		
*F	3124048	12/30/2010	ADMU	No technical updates.		

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06056 Rev. *F

Revised December 30, 2010

Page 19 of 19