Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
	- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
	- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
	- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

HD6433712 HD6433713 HD6433714, HD6473714

Hardware Manual

H8/3714 Series

Renesas Electronics www renesas com

Preface

The H8/300L Series of single-chip microcomputers has the high-speed H8/300L CPU at its core, with many necessary peripheral functions on-chip. The H8/300L CPU instruction set is compatible with the H8/300 CPU, and is ideal for realtime control.

The H8/3714 Series has a system-on-a-chip architecture that includes such peripheral functions as a vacuum fluorescent display controller/driver, five timers, a 14-bit PWM, a two-channel serial communication interface, and an A/D converter. It also has high-voltage pins capable of directly driving a vacuum fluorescent display, making it ideal for use in systems employing this type of display.

This manual describes the hardware of the H8/3714 Series. For details on the instruction set, refer to the H8/300L Series Programming Manual.

Contents

Section 1 Overview

1.1 Overview

The H8/300L Series is a series of single-chip microcontrollers (MCU: microcomputer unit) built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip.

Within the H8/300L Series, the H8/3714 Series microcontrollers are equipped with high-voltage pins. On-chip peripheral functions include a vacuum fluorescent display (VFD) controller/driver, timers, a 14-bit pulse width modulator (digital-to-analog converter), two serial communication interface channels, and an analog-to-digital converter. Together, these functions make the H8/3714 Series ideally suited for embedded control of systems requiring a vacuum fluorescent display. On-chip memory is 16 kbytes of ROM and 384 bytes of RAM in the H8/3712, 24 kbytes of ROM and 384 bytes of RAM in the H8/3713, or 32 kbytes of ROM and 512 bytes of RAM in the H8/3714, providing a choice for systems of different sizes. The ZTAT™* versions of the H8/3714 come with user-programmable PROM.

Table 1 summarizes the features of the H8/3714 Series.

Note: * ZTAT (zero turn-around time) is a trademark of Hitachi, Ltd.

Table 1-1 Features

L,

Table 1-1 Features (cont)

Table 1-1 Features (cont)

1.2 Internal Block Diagram

Figure 1-1 Block Diagram

1.3 Pin Arrangement and Functions

1.3.1 Pin Arrangement

The pin arrangements for the H8/3714 Series are shown in figure 1-2 (FP-64A) and figure 1-3 (DP-64S).

Figure 1-2 Pin Arrangement (FP-64A: Top View)

Figure 1-3 Pin Arrangement (DP-64S: Top View)

1.3.2 Pin Functions

1. List of pin functions

Table 1-2 lists the pin functions of the LSI.

Table 1-2 List of Pin Functions

Table 1-2 List of Pin Functions (cont)

Table 1-2 List of Pin Functions (cont)

Notes: 1. NC pins should be left unconnected.

2. Details on PROM mode are given in 4.2, PROM Mode.

2. Pin functions

Table 1-3 explains the functions of each pin in more detail.

Table 1-3 Pin Functions

Table 1-3 Pin Functions (cont)

Table 1-3 Pin Functions (cont)

Table 1-3 Pin Functions (cont)

Section 2 CPU

2.1 Overview

The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit registers. Its concise, optimized instruction set is designed for high-speed operation.

2.1.1 Features

The main features of the H8/300L CPU are listed below.

- General-register architecture
	- Sixteen 8-bit general registers, also usable as eight 16-bit general registers
- Instruction set with 55 basic instructions, including:
	- Multiply and divide instructions
	- Powerful bit-manipulation instructions
- Eight addressing modes

- 64-kbyte address space
- High-speed operation
	- All frequently used instructions are executed in two to four states
	- High-speed arithmetic and logic operations
	- 8- or 16-bit register-register add or subtract: 0.5 µs*
	- -8×8 -bit multiply: 3.5 μ s*
	- $-16 \div 8$ -bit divide: 3.5 μ s*
- Low-power operation modes
	- SLEEP instruction for transfer to low-power operation

Note: * These values are at $\phi = 4$ MHz.

2.1.2 Address Space

The H8/300L CPU supports an address space of up to 64 kbytes for storing program code and data.

Figure 2-1 Memory Map

2.1.3 Register Configuration

Figure 2-2 shows the register structure of the H8/300L CPU. There are two groups of registers: the general registers and control registers.

Figure 2-2 CPU Registers

2.2 Register Descriptions

2.2.1 General Registers

All the general registers can be used as both data registers and address registers.

When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high bytes (R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers.

When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7).

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception processing and subroutine calls. When it functions as the stack pointer, as indicated in figure 2-3, SP (R7) points to the top of the stack.

Figure 2-3 Stack Pointer

2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

- **1. Program Counter (PC):** This 16-bit register indicates the address of the next instruction the CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is ignored (always regarded as 0).
- **2. Condition Code Register (CCR):** This 8-bit register contains internal status information, including the interrupt mask bit (I) and half-carry (H) , negative (N) , zero (Z) , overflow (V) , and carry (C) flags.

Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, interrupts are masked. This bit is set to 1 automatically at the start of exception handling. The interrupt mask bit may be read and written by software. For further details, see 3.2.2, Interrupts.

Bit 6—User Bit (U): Can be written and read by software (using the LDC, STC, ANDC, ORC, and XORC instructions).

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0 otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software (using the LDC, STC, ANDC, ORC, and XORC instructions).

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. The LDC, STC, ANDC, ORC, and XORC instructions enable the CPU to load and store the CCR, and to set or clear selected bits by logic operations. The N, Z, V, and C flags are used as branching conditions for conditional branching (Bcc) instructions.

Refer to the *H8/300L Series Programming Manual* for the action of each instruction on the flag bits.

2.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is initialized to the value stored at address H'0000 in the vector table, and the I bit in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (R7) is not initialized. To prevent program crashes the stack pointer should be initialized by software, by the first instruction executed after a reset.

2.3 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand $(n = 0, 1, 2, ..., 7).$
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits \times 8 bits), and DIVXU (16 bits \div 8 bits) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.

2.3.1 Data Formats in General Registers

Data of all the sizes above can be stored in general registers as shown in figure 2-4.

Figure 2-4 Register Data Formats

2.3.2 Memory Data Formats

Figure 2-5 indicates the data formats in memory. For access by the H8/300L CPU, word data stored in memory must always begin at an even address. In word access the least significant bit of the address is regarded as 0. If an odd address is specified, the access is performed at the preceding even address. This rule affects the MOV.W instruction, and also applies to instruction fetching.

Word access is possible to the ROM and RAM areas. For details, see 2.8.1, Notes on Data Access.

Address	Data Format							
	$\overline{7}$							0
Address n	$\overline{7}$	6	5	4	3	\overline{c}	1	0
Address n	MSB							LSB
Even address	MSB							
Odd address								LSB
								LSB
Odd address	MSB							LSB
Odd address								LSB
CCR: Condition code register								
	Even address Even address	MSB MSB				CCR $CCR*$	Upper 8 bits Lower 8 bits	

Figure 2-5 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always be performed. For further details, see 3.2.10, Notes on Stack Area Use. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.

2.4 Addressing Modes

2.4.1 Addressing Modes

The H8/300L CPU supports the eight addressing modes listed in table 2-1. Each instruction uses a subset of these addressing modes.

Table 2-1 Addressing Modes

1. Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits \div 8 bits) instructions have 16-bit operands.

- **2. Register Indirect—@Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand.
- **3. Register Indirect with Displacement—@(d:16, Rn):** The instruction has a second word (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register to obtain the operand address.

This mode is used only in MOV instructions. For the MOV.W instruction, the resulting address must be even.
4. Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @–Rn:

• Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

• Register indirect with pre-decrement—@–Rn

The @–Rn mode is used with MOV instructions that store register contents to memory.

The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

6. Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to $+128$ bytes (-63 to $+64$ words) from the current address. The displacement should be an even number.

8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address.

The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is from H'0000 to H'00FF (0 to 255). Note that with the H8/3714 Series, addresses H'0000 to H'002B (0 to 43) are located in the vector table.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See 2.3.2, Memory Data Formats, for further information.

2.4.2 Effective Address Calculation

Table 2-2 shows how effective addresses are calculated in each of the addressing modes.

Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

Data transfer instructions can use all addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions use register direct (1), register indirect (2), or absolute addressing (5) to specify a byte operand, and 3-bit immediate addressing (6) to specify a bit position in that byte. The BSET, BCLR, BNOT, and BTST instructions can also use register direct addressing (1) to specify the bit position.

Table 2-2 Effective Address Calculation (cont) **Table 2-2 Effective Address Calculation (cont)**

rm, rn: op: Register field Operation field

disp: IMM: Displacement

28

Immediate data Immediate data

Absolute address Absolute address abs:

2.5 Instruction Set

The H8/300L CPU can use a total of 55 instructions, which are grouped by function in table 2-3.

Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @–SP.

POP Rn is equivalent to MOV.W @SP+, Rn.

2. Bcc is the generic designation of a conditional branch instruction.

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.

Notation

2.5.1 Data Transfer Instructions

Table 2-4 describes the data transfer instructions. Figure 2-6 shows their object code formats.

Certain precautions are required in data access. See 2.8.1, Notes on Data Access, for details.

Figure 2-6 Data Transfer Instruction Codes

2.5.2 Arithmetic Operations

Table 2-5 describes the arithmetic instructions. See figure 3-6 in section 3.5.4, Shift Operations for their object codes.

Table 2-5 Arithmetic Instructions

W: Word

2.5.3 Logic Operations

Table 2-6 describes the four instructions that perform logic operations.

Instruction	$Size*$	Function	
AND	B	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$	
		Performs a logical AND operation on a general register and another general register or immediate data.	
OR.	B	$Rd \vee Rs \rightarrow Rd$, $Rd \vee \#IMM \rightarrow Rd$	
		Performs a logical OR operation on a general register and another general register or immediate data.	
XOR	B	$Rd \oplus Rs \rightarrow Rd.$ $Rd \oplus \#IMM \rightarrow Rd$	
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.	
NOT	B	\sim Rd \rightarrow Rd	
		Obtains the one's complement (logical complement) of general register contents.	
Notes: * Size: Operand size			

Table 2-6 Logic Operation Instructions

B: Byte

2.5.4 Shift Operations

Table 2-7 describes the eight shift instructions.

Table 2-7 Shift Instructions

Notes: * Size: Operand size B: Byte

Figure 2-7 shows the instruction code format of arithmetic, logic, and shift instructions.

Figure 2-7 Arithmetic, Logic, and Shift Instruction Codes

2.5.5 Bit Manipulations

Table 2-8 describes the bit-manipulation instructions. Figure 2-8 shows their object code formats.

Instruction	Size*	Function
BSET	В	$1 \rightarrow$ (cbit-No.> of <ead>)</ead>
		Sets a specified bit in a general register or memory to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	B	$0 \rightarrow$ (cbit-No.> of <ead>)</ead>
		Clears a specified bit in a general register or memory to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	B	\sim (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	B	\sim (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in a general register or memory and sets or clears the zero flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (\text{chit-No.} > \text{of} < EAd>) \rightarrow C$
		ANDs the carry flag with a specified bit in a general register or memory and stores the result in the carry flag.
BIAND	в	$C \wedge [\sim (\text{chit-No.} > \text{of} < \text{EAd}>)] \rightarrow C$
		ANDs the carry flag with the inverse of a specified bit in a general register or memory and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BOR	B	$C \vee (\text{chit-No.} > \text{of} < EAd>) \rightarrow C$
		ORs the carry flag with a specified bit in a general register or memory and stores the result in the carry flag.
BIOR	в	$C \vee \lbrack \sim$ (cbit-No.> of <ead>)] \rightarrow C</ead>
		ORs the carry flag with the inverse of a specified bit in a general register or memory and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
Notes: * Size: Operand size		

Table 2-8 Bit-Manipulation Instructions

Notes: * Size: Operand size

B: Byte

Table 2-8 Bit-Manipulation Instructions (cont)

B: Byte

Certain precautions are required in bit manipulation. See 2.8.2, Notes on Bit Manipulation, for details.

Figure 2-8 Bit Manipulation Instruction Codes

Figure 2-8 Bit Manipulation Instruction Codes (cont)

2.5.6 Branching Instructions

Table 2-9 describes the branching instructions.

Table 2-9 Branching Instructions

Figure 2-9 Branching Instruction Codes

2.5.7 System Control Instructions

Table 2-10 describes the system control instructions. Figure 2-10 shows their object code formats.

Instruction	Size*	Function	
RTE		Returns from an exception-handling routine.	
SLEEP		Causes a transition from active mode to a power-down mode (sleep mode, standby mode, or watch mode), or from subactive mode to watch mode, or from subactive mode via watch mode to active mode. For details, see 3.3, System Modes.	
LDC	B	$Rs \rightarrow CCR$, #IMM $\rightarrow CCR$	
		Moves immediate data or general register contents to the condition code register.	
STC	B	$CCR \rightarrow Rd$	
		Copies the condition code register to a specified general register.	
ANDC	B	$CCR \wedge \#IMM \rightarrow CCR$	
		Logically ANDs the condition code register with immediate data.	
ORC	B	$CCR \vee \#IMM \rightarrow CCR$	
		Logically ORs the condition code register with immediate data.	
XORC	B	$CCR \oplus \#IMM \rightarrow CCR$	
		Logically exclusive-ORs the condition code register with immediate data.	
NOP		$PC + 2 \rightarrow PC$	
		Only increments the program counter.	
Notes: * B:	Size: Operand size Byte		

Table 2-10 System Control Instructions

42

2.5.8 Block Data Transfer Instruction

Table 2-11 describes the block data transfer instruction. Figure 2-11 shows its object code format.

Table 2-11 Block Data Transfer Instruction

Instruction	Size	Function If R4L \neq 0 then	
EEPMOV			
		$@R5+ \rightarrow @R6+$ repeat $R4L - 1 \rightarrow R4L$ $R4L = 0$ until	
		else next:	
		Moves a data block according to parameters set in general registers R4L, R5, and R6.	
		R4L: Size of block (bytes)	
		Starting source address R5:	
		Starting destination address R6:	
		Execution of the next instruction starts as soon as the block transfer is completed.	

Notes on EEPMOV Instruction

1. The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.

2. When setting R4L and R6, make sure that the final destination address $(R6 + R4L)$ does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.

2.6 CPU States

2.6.1 Overview

There are three CPU states: program execution state, program halt state, and exception-handling state. Program execution state includes active mode and subactive mode. In program halt state there are sleep mode, standby mode, and watch mode. These states are shown in figure 2-12. Figure 2-13 shows the state transitions.

Figure 2-12 CPU Operation States

Figure 2-13 State Transitions

2.6.2 Program Execution State

In the program execution state the CPU executes program instructions in sequence.

There are two modes in this state, active mode and subactive mode. Operation is synchronized with the system clock in active mode, and with a subclock in subactive mode. For details on these modes, see 3.3, System Modes.

2.6.3 Program Halt State

In the program halt state there are three modes: sleep mode, standby mode, and watch mode. For details on these modes, see 3.3, System Modes.

2.6.4 Exception-Handling State

The exception-handling state is a transient state occurring when exception handling is started by a reset or interrupt, and the CPU changes its normal processing flow. In exception handling caused by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the stack.

For details on interrupt handling, see 3.2.2, Interrupts.

2.7 Basic Operation Timing

CPU operation is synchronized by a clock (ϕ_i) . ϕ_i is either the system clock (ϕ) generated by the system clock oscillator circuit, or the subclock (ϕ_{SUB}) generated by the subclock oscillator circuit. ϕ_i denotes ϕ in active mode and ϕ_{SUB} in subactive mode. For details, see section 6, Clock Pulse Generators. The period from the rising edge of ϕ_i to the next rising edge is called one state. A memory cycle or bus cycle consists of two states; access to on-chip memory and to on-chip peripheral modules always takes place in two states.

2.7.1 Access to On-Chip Memory (RAM, ROM)

Two-state access is employed for on-chip memory. The data bus width is 16 bits, allowing access in byte or word size. Figure 2-14 shows the on-chip memory access cycle.

Figure 2-14 On-Chip Memory Access Cycle

2.7.2 Access to On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states. The data bus width is 8 bits, so access is made in byte size only. This means that two instructions must be used for a word size data access. Figure 2-15 shows the on-chip peripheral module access cycle.

Figure 2-15 On-Chip Peripheral Module Access Cycle

2.8 Application Notes

The following points are to be observed in using the H8/300L CPU.

2.8.1 Notes on Data Access

1. The address space of the H8/300L CPU includes some empty areas in addition to the RAM, registers, and ROM areas available to the user. If these empty areas are mistakenly accessed by an application program, the following results will occur.

Transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misoperate.

Transfer from empty area to CPU:

Unpredictiable data is transferred.

2. Internal data transfer to or from on-chip modules other than ROM and RAM areas makes use of an 8-bit data width. If word access is attempted to these areas, the following results will occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.

Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Data written to lower part of CPU register cannot be guaranteed.

Byte size instructions should therefore be used when transferring data to or from I/O registers outside the on-chip ROM and RAM areas. Figure 2-16 shows the data size in which access can be made with on-chip peripheral modules.

- The H8/3712 has 16,384 bytes of on-chip ROM, and its ending address is H'3FFF.
- 2. The H8/3713 and H8/3712 each have 384 bytes of on-chip RAM, and their ending address is H'FE00.

Figure 2-16 Data Size for Access to and from On-Chip Peripheral Modules

2.8.2 Notes on Bit Manipulation

The H8/300L CPU executes bit manipulation instructions by a read-modify-write operation on 8-bit data. When bit manipulation instructions are executed in the cases illustrated below, care must be taken since the operation may affect other bits besides those being manipulated.

1. Bit manipulation in two registers assigned to the same address (when the source and destination are different)

Example 1: Timer load register and timer counter

In this example, a bit manipulation instruction is executed in the timer load register and timer counter of a reloadable timer. Since the timer load register and timer counter share the same address, the operations take place as follows.

- a. Read: The timer counter value at the time is read.
- b. Modify: The CPU modifies (sets or resets) the bit designated with the instruction. (Other bits remain the same.)
- c. Write: The modified data is written to the timer load register.

The timer counter is counting based on the system clock (ϕ) , so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer load register may be modified to the timer counter value.

Figure 2-17 shows the reloadable timer configuration.

Figure 2-17 Reloadable Timer Configuration

Example 2: Port data register (pin input and data register)

When a bit manipulation instruction is executed designating a port data register, it may cause changes in pin I/O states or data register contents other than the intended bit.

As noted above, the H8/300L CPU executes bit manipulation instructions by a read-modify-write operation on 8-bit data. Since the same address is used for the I/O port data register and reading of pin input, a bit manipulation instruction designating a port functions as follows.

- ① High-voltage pin: pin other than the modified bit
	- When set as an input pin (data register $= 0$)

First the CPU reads the pin input level (read), then it sets or resets the designated bit (modify; other bits remain the same), and writes that value to the data register (write). If the input level is high (read data $= 1$), a value of 1 is written to the data register, changing the input pin to an output pin (high-level output). If the input level is low, no change occurs.

• When set as an output pin (data register $= 1$, high-level output)

If the output level is higher than the input high level (V_{IH}) , there is no change.

If the output level is lower than the input low level (V_{II}) , a value of 0 is written to the data register, so that the PMOS buffer transistor is turned off resulting in pull-down (low level) or high-impedance state.

If the output level is pulled down by the load to an intermediate level, the resulting state is indeterminate.

- ② Standard-voltage pin: pin other than the modified bit
	- When set as an input pin

The CPU reads the pin input level and writes that value to the data register, which may or may not result in a change to the data register contents.

• When set as an output pin

The data register is read, so no change occurs.

- 2. Bit manipulation in registers containing write-only bits
- **Example:** PWM data registers, etc.

(Note that read and write characteristics can differ from bit to bit.)

Write-only bits cannot be read. Write-only bits other than the intended bit are set to 1.

Table 2-12 lists the registers that share the same address, while table 2-13 lists the registers that contain write-only bits.

Table 2-12 Registers Assigned to the Same Address

Note: * These port data registers are used also for pin input.

Table 2-13 Registers with Write-Only Bits

Notes: 1. Only bit CRL (bit 7) is write-only.

2. Bit DTON (bit 3) is a write-only bit only in subactive mode. In active mode it cannot be read or written.

Section 3 System Control

3.1 Overview

This section explains the reset state, exception handling, and system modes.

3.2 Exception Handling

Exception handling includes processing of reset exceptions and of interrupts. Table 3-1 summarizes the exception sources and their priorities. Reset exception handling has the highest priority.

Priority	Exception Source	Timing for Start of Exception Handling
High Low	Reset	Reset exception handling starts as soon as RES pin changes from low to high.
	Interrupt	When interrupt request is made, interrupt exception handling starts after execution of present instruction is completed.

Table 3-1 Types of Exception Handling and Priorities

3.2.1 Reset

When the $\overline{\text{RES}}$ pin goes low, all processing stops and the chip enters the reset state. The internal state of the CPU and the registers of on-chip peripheral modules are initialized. The I bit of the condition code register (CCR) is set, masking all interrupts.

As soon as the RES pin goes from low to high, reset exception handling starts. The contents of the reset vector address (H'0000 to H'0001) are read and loaded into the program counter (PC). Then program execution starts from the address indicated in PC. Figure 3-1 shows the reset sequence.

- Notes: 1. To make sure a reset is carried out properly, when power is turned on the RES pin should be kept low for at least 20 ms after the rise of the power supply.
	- 2. When resetting during operation, keep the RES pin low for at least 10 system clock cycles.
	- 3. After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was initialized, PC and CCR would not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. Programs should be coded to initialize the stack pointer before clearing the interrupt mask. An even-numbered address must be set in SP. It is recommended that programs start with an instruction initializing SP (e.g., MOV.W #xx:16, SP).

Figure 3-1 Reset Sequence

3.2.2 Interrupts

The interrupt sources include external interrupts $\text{IIRQ}_5, \text{IRQ}_4, \text{IRQ}_1, \text{IRQ}_0$, and internal interrupts requested from on-chip peripheral modules. Table 3-2 shows the interrupt sources, their priorities, and their vector addresses. When more than one interrupt is requested, the interrupt with the highest priority is processed.

The interrupts have the following features.

- Both internal interrupts and external interrupts $\text{(IRQ}_5, \text{IRQ}_4, \text{IRQ}_1, \text{IRQ}_0)$, can be masked by the I bit of CCR. When this bit is set to 1, interrupt request flags are set but interrupts are not accepted.
- External interrupt pins $\overline{\text{IRQ}_4}$, $\overline{\text{IRQ}_1}$, and $\overline{\text{IRQ}_0}$ can be set independently for rising-edge or falling-edge sensing. For external interrupt pin $\overline{\text{IRQ}_5}$, the falling edge is sensed.

Table 3-2 Interrupt Sources

Notes: 1. Vector addresses indicated as "Reserved" cannot be used.

2. This circuit is triggered by a SLEEP instruction and generates an interrupt after a certain time.

3.2.3 Interrupt Control Registers

Table 3-3 lists the registers that are used to control interrupts.

Note: * Write is enabled only for writing of 0 to clear flag.

1. Port mode register 1 (PMR1)

PMR1 is an 8-bit read/write register that designates whether pins in port 1 are used for generalpurpose I/O or for external interrupt input. It is also used to turn the noise canceller function of pin $\overline{\text{IRQ}_0}$ on or off.

Note: Before switching a pin function by modifying bit IRQ5, IRQ4, IRQ1, or IRQ0 in PMR1, first clear the interrupt enable flag to disable the interrupt. After the pin function has been switched, issue any instruction, then clear the interrupt request flag to 0.

Program example:

MOV. B R0L, @IENR1 Disable interrupt MOV. B R0L, @PMR1 Change pin function NOP Issue any instruction MOV. B R0L, @IRR1 Clear interrupt request flag MOV. B R1L, @IENR1 Enable interrupt İ

Bit 7: Noise cancel (NOISE CANCEL)

This bit enables or disables the noise canceller function of pin $\overline{\text{IRQ}}_0$.

Bit 6: P1₆/EVENT pin function switch (EVENT)

Bit 5

Note: * For the TMOE usage of this pin, see 7.3.2, Port Mode Register 4 .

Bit 4: $PI_4/\overline{IRQ_4}$ pin function switch (IRQC4)

Bit 4

Bits 3 and 2: Reserved bits

Bits 3 and 2 are reserved; they always read 1, and cannot be modified.
Bit 1: PI_1/IRQ_1 pin function switch (IRQC1)

Bit 0: $PI_0/\overline{IRQ_0}$ pin function switch (IRQC0)

2. IRQ edge select register (IEGR)

IEGR is an 8-bit read/write register, used to designate rising edge sensing or falling edge sensing for pins $\overline{\text{IRQ}_0}$, $\overline{\text{IRQ}_1}$, and $\overline{\text{IRQ}_4}$.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved; they always read 1, and cannot be modified.

Bit 4: $\overline{\text{IRQ}_4}$ pin input edge select (IEG4)

Bits 3 and 2: Reserved bits

Bits 3 and 2 are reserved; they always read 1, and cannot be modified.

Bit 1

Bit 0: $\overline{\text{IRQ}_0}$ pin input edge select (IEG0)

3. Interrupt enable register 1 (IENR1)

IENR1 is an 8-bit read/write register that enables or disables external interrupts.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they always read 1, and cannot be modified.

Bits 5 and 4: IRQ_5 and IRQ_4 interrupt enable (IEN5 and IEN4)

Bits 3 and 2: Reserved bits

Bits 3 and 2 are reserved, but they can be written and read.

Bits 1 and 0: IRQ_1 and IRQ_0 interrupt enable (IEN1 and IEN0)

4. Interrupt enable register 2 (IENR2)

IENR2 is an 8-bit read/write register that enables or disables direct transfer interrupts and timer A to E overflow interrupts.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved, but they can be written and read.

Bit 5: Direct transfer interrupt enable (IENDT)

Bits 4 to 0: Timer E to A interrupt enable (IENTE to IENTA)

Bits 4 to 0

5. Interrupt enable register 3 (IENR3)

IENR3 is an 8-bit read/write register that enables or disables A/D converter, key scan, and serial communication interface 1 and 2 interrupts.

Bit 7: A/D converter interrupt enable (IENAD)

Bit 7 IENAD Description 0 Disables interrupt requests by IRRAD. Contract the contract of the contract of the Disables interrupt requests by IRRAD. 1 Enables interrupt requests by IRRAD.

Bit 6: Key scan interrupt enable (IENKS)

Bits 5 to 2: Reserved bits

Bits 5 to 2 are reserved; they always read 1, and cannot be modified.

6. Interrupt request register 1 (IRR1)

Note: * Only 0 can be written, to clear the flag.

IRR1 is an 8-bit read/write register with flags that are set to 1 when an external interrupt is requested.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they always read 1, and cannot be modified.

Bits 3 and 2: Reserved bits

Bits 3 and 2 are reserved; they always read 0, and cannot be modified.

Bits 1 and 0: $IRQ₁$ and $IRQ₀$ interrupt request (IRRI1 and IRRI0)

7. Interrupt request register 2 (IRR2)

Note: * Only 0 can be written, to clear the flag.

IRR2 is an 8-bit read/write register with flags that are set to 1 when a direct transfer interrupt or timer A to E overflow interrupt is requested.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they always read 0, and only 0 may be written.

8. Interrupt request register 3 (IRR3)

Note: * Only 0 can be written, to clear the flag.

Bit 7: A/D conversion complete interrupt request (IRRAD)

Bit 6: Key scan interrupt request (IRRKS)

Bits 5 to 2: Reserved bits

Bits 5 to 2 are reserved; they always read 1, and cannot be modified.

Bits 1 and 0: Serial communication interface 2 and 1 interrupt request (IRRS2, IRRS1)

3.2.4 External Interrupts

There are four external interrupts, IRQ_5 , IRQ_4 , IRQ_1 , and IRQ_0 . These interrupts are requested by means of input signals at pins $\overline{\text{IRQ}_5}$, $\overline{\text{IRQ}_4}$, $\overline{\text{IRQ}_1}$, and $\overline{\text{IRQ}_0}$.

Interrupts IRQ_4 , IRQ_1 , and IRQ_0 are detected by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG4, IEG1, and IEG0 in the IRQ edge select register (IEGR). IRQ₅ is detected by falling edge sensing only. In order to enable external interrupt input, it is first necessary to set the corresponding bit in port mode register 1 (PMR1) to 1.

When the designated edge is input at pins $\overline{\text{IRQ}_5}$, $\overline{\text{IRQ}_4}$, $\overline{\text{IRQ}_1}$, and $\overline{\text{IRQ}_0}$, the corresponding flag in interrupt request register 1 (IRR1) is set to 1. After the interrupt is accepted, the flag that was set is not automatically cleared, so the interrupt handling routine must be programmed to clear the flag to 0. A given interrupt request can be disabled by clearing its interrupt enable bit to 0.

Interrupts IRQ₅, IRQ₄, IRQ₁, and IRQ₀ are enabled by setting bits IEN5, IEN4, IEN1, and IEN0 to 1 in interrupt enable register 1. All interrupts can be masked by setting the I bit in CCR to 1.

When an IRQ₅, IRQ₄, IRQ₁, or IRQ₀ interrupt request is accepted, the I bit is set to 1. The order of priority is from IRQ_0 (high) to IRQ_5 (low). For details see table 3-2.

A noise canceller function can be selected for IRQ_0 interrupts, in which case a noise cancellation circuit samples the IRQ₀ input every 256 states. If two consecutive sampling results do not match, noise is assumed and the request is not accepted.

3.2.5 Internal Interrupts

There are ten internal interrupts that can be requested by the on-chip peripheral modules. These interrupts can be masked (held pending) by setting the I bit in CCR to 1. When an internal interrupt request is accepted and the interrupt exception handling sequence is executed, the I bit is set to 1. For the order of priority of interrupts from on-chip peripheral modules, see table 3-2.

3.2.6 Interrupt Operations

Interrupts are controlled by an interrupt controller. Figure 3-2 shows a block diagram of the interrupt controller, while figure 3-3 shows the flow up to interrupt acceptance.

Figure 3-2 Block Diagram of Interrupt Controller

Figure 3-3 Flow Up to Interrupt Acceptance

The following operations take place when an interrupt occurs.

- 1. When an interrupt is requested by external interrupt pin input or by a peripheral module, an interrupt request signal is sent to the interrupt controller.
- 2. When the interrupt controller receives an interrupt request signal, it sets the interrupt request flag.
- 3. From among the interrupts for which the corresponding interrupt enable bit is also set to 1, the interrupt controller selects the interrupt request with the highest priority and holds the others pending. (See table 3-2.)
- 4. The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt request is accepted; if the I bit is 1, the interrupt request is held pending.
- 5. If the interrupt is accepted, after processing of the current instruction is completed, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3-4. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
- 6. The I bit of CCR is set to 1, masking all further interrupts.
- 7. A vector address is generated for the accepted interrupt, and the contents of that address are read and loaded into PC. Program execution then resumes from the address indicated in PC.
- Note: No interrupt detection takes place immediately after completion of ORC, ANDC, XORC, or LDC instructions.

Figure 3-4 Stack State after Completion of Interrupt Exception Handling

Figure 3-5 shows a typical interrupt sequence.

Figure 3-5 Interrupt Sequence

3.2.7 Return from an Interrupt

After completion of interrupt handling, the handler routine ends by executing an RTE instruction, to resume the original program from the point the interrupt. When RTE is executed, the values saved on the stack are restored to CCR and PC as shown in figure 3-6. Instruction execution resumes from the address indicated in PC.

Figure 3-6 Stack State When RTE Instruction is Executed

3.2.8 Interrupt Response Time

Table 3-4 shows the number of wait states after an interrupt request flag is set and until the first instruction of the interrupt handler is executed.

Table 3-4 Interrupt Wait States

No.	Item	States
	Waiting time for completion of current instruction*	1 to 13
2	Saving of PC and CCR to stack	4
3	Vector fetch	2
4	Instruction fetch	4
5	Internal processing	4
	Total	15 to 27

Note: * Not including EEPMOV instruction.

3.2.9 Valid Interrupts in Each Mode

Table 3-5 shows the valid interrupts in each mode. For details of the modes, see 3.3, System **Modes**

Note: The above table does not include interrupts occurring during a mode transition.

Notation:

- ❍: When an interrupt request flag is set, interrupt exception handling is started if the I bit = 0 in CCR and the interrupt enable bit $= 1$ for that interrupt. In sleep mode, standby mode, and watch mode, a mode transition takes place before interrupt exception handling starts.
- ∆: When a SLEEP instruction is executed while the DTON bit = 1 and the LSON bit = 0, first a transition is made to watch mode and the interrupt request flag is set in synchronization with the subclock. When the interrupt request flag is set, if the interrupt enable flag = 1 for that interrupt and the I bit = 0 in CCR, a transition is made to active mode and interrupt exception handling starts.
- ×: The interrupt request flag is not set, and no mode transition occurs.

3.2.10 Notes on Stack Area Use

When word data is accessed in the H8/300L Series, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

Setting an odd address in SP may cause a program to crash. An example is shown in figure 3-7.

Figure 3-7 CPU Operation When Odd Address is Set in SP

Word access is also performed when the condition code register (CCR) is saved and restored by the interrupt exception-handling sequence and RTE instruction. When CCR is saved, the CCR value is saved in both the upper and lower bytes of the word data. When CCR is restored, it is loaded with the value at the even address. The value at the odd address is ignored.

3.3 System Modes

The H8/300L CPU is equipped with power-down modes for minimizing power dissipation. These and the other system modes are described below. There are five modes altogether, as follows.

- Active mode
- Sleep mode
- Standby mode
- Watch mode

Low-power operation modes

Subactive mode

Figure 3-8 shows the transitions among these modes.

Figure 3-8 System Mode Transition Diagram

3.3.1 Active Mode

In active mode, the CPU executes instructions in synchronization with the system clock.

3.3.2 Low-Power Operation Mode

The H8/300L CPU supports four low-power operation modes: sleep mode, standby mode, watch mode, and subactive mode. These modes are described below.

- Sleep mode: Sleep mode is entered by executing a SLEEP instruction while the SSBY bit in system control register 1 (SYSCR1) is cleared to 0. As soon as the SLEEP instruction has been executed, the CPU and on-chip peripheral modules halt operation, except for timer A. The contents of the internal registers of the CPU and on-chip peripheral modules, as well as the RAM contents, are retained.
- Standby mode: Standby mode is entered by executing a SLEEP instruction while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and timer mode register A (TMA) bit TMA $3 = 0$. In this mode, the CPU, system clock, and on-chip peripheral modules halt all operations. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the CPU and on-chip peripheral modules, as well as the RAM contents, are retained. Standard I/O ports go to the highimpedance state. In high-voltage ports, the PMOS buffer transistors are switched off.
- Watch mode: Watch mode is entered by executing a SLEEP instruction while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and timer mode register A (TMA) bit TMA $3 = 1$. In this mode, the CPU, system clock, and on-chip peripheral modules halt, except for timer A. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the CPU and on-chip peripheral modules, as well as the RAM contents, are retained. Standard I/O ports go to the high-impedance state. In high-voltage ports, the PMOS buffer transistors are switched off.
- Subactive mode: Subactive mode is entered when a time base or $IRQ₀$ interrupt request is accepted in watch mode while the LSON bit in system control register 1 (SYSCR1) is set to 1. In this mode the CPU operates in synchronization with the subclock. On-chip peripheral modules halt operation, except for the timebase function of timer A. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the on-chip peripheral modules are retained. Standard I/O ports go to the high-impedance state. In high-voltage ports, the PMOS buffer transistors are switched off.

Table 3-6 shows the internal states in each mode.

Function		Active	Sleep	Standby	Watch	Subactive
System clock		Functions	Functions	Halted	Halted	Halted
Subclock		Functions	Functions	Functions	Functions	Functions
CPU operation	Instructions	Functions	Halted	Halted	Halted	Functions
	RAM	Functions	Retained	Retained	Retained	Functions
	Registers	Functions	Retained	Retained	Retained	Functions
	1/O	Functions	Retained	Retained*1	Retained*1	Functions*1, *2
Peripheral module	IRQ ₀	Functions	Functions	Functions	Functions	Functions
interrupts	IRQ ₁	Functions	Functions	Functions	Retained	Retained
	$IRQ4$, $IRQ5$	Functions	Retained	Retained	Retained	Retained
	Timer A	Functions	Functions	Retained	Functions $*3$	Functions ^{*3}
	Timer B	Functions	Retained	Retained	Retained	Retained
	Timer C	Functions	Retained	Retained	Retained	Retained
	Timer D	Functions	Retained	Retained	Retained	Retained
	Timer E	Functions	Retained	Retained	Retained	Retained
	SCI1, SCI2	Functions	Retained	Retained	Retained	Retained
	VFD	Functions	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)
	PWM	Functions	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)
	A/D	Functions	Retained	Retained	Retained	Retained

Table 3-6 Internal States in Operation Modes

Notes: 1. Register contents are retained; output goes to high-impedance state.

2. Input (read) functions.

3. Functions when the time base function is selected.

1. Sleep mode

Operation in sleep mode is described below.

• Transition to sleep mode

The system goes from active mode to sleep mode when a SLEEP instruction is executed while the SSBY bit in system control register 1 (SYSCR1) is cleared to 0. In this mode CPU operation is halted but the register, RAM, and port contents are retained. The clock pulse generator operates, as do external interrupts (IRQ_1 and IRQ_0) and timer A.

• Clearing sleep mode

Sleep mode is cleared by an interrupt (IRQ₁, IRQ₀, or timer A) or by input at the $\overline{\text{RES}}$ pin.

— Clearing by interrupt $\text{(IRQ}_1, \text{IRQ}_0, \text{or timer A})$

When an IRQ_1 , IRQ_0 , or timer A interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit in the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register.

Before transition to sleep mode, other interrupts should be disabled.

— Clearing by RES input

When the RES pin goes low, the CPU goes into the reset state and sleep mode is cleared.

2. Standby mode

Operation in standby mode is described below.

Transition to standby mode

The system goes from active mode to standby mode when a SLEEP instruction is executed while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and bit TMA3 in timer mode register A (TMA) is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning. As long as a minimum required voltage is applied, the CPU register contents and data in the on-chip RAM will be retained. Standard I/O ports go to the high-impedance state. In high-voltage ports, the PMOS buffer transistors are switched off.

• Clearing standby mode

Standby mode is cleared by an external interrupt (IRQ₁, IRQ₀) or by input at the $\overline{\text{RES}}$ pin.

— Clearing by interrupt $\text{(IRQ}_1, \text{IRQ}_0)$

When an IRQ₁ or IRQ₀ interrupt signal is input, the clock pulse generator starts. After the time set in bits STS2 to STS0 in system control register 1 (SYSCR1) has elapsed, a stable clock signal is supplied to the entire chip, standby mode is cleared, and interrupt exception handling starts. Before the transition to standby mode, other interrupts should be disabled. Standby mode is not cleared if the I bit in the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register.

— Clearing by RES input

When the RES pin goes low, the clock pulse generator starts and standby mode is cleared. After the pulse generator output has stabilized, if the RES pin is driven high, the CPU starts reset exception handling.

Since clock signals are supplied to the entire chip as soon as the clock pulse generator starts functioning, the RES pin should be kept at the low level until the pulse generator output stabilizes.

3. Watch mode

Operation in watch mode is described below.

• Transition to watch mode

From active mode, watch mode is entered when a SLEEP instruction is executed while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and bit TMA3 in timer mode register A (TMA) is set to 1. From subactive mode, watch mode is entered when a SLEEP instruction is executed while the DTON bit in system control register 2 (SYSCR2) is cleared to 0.

In watch mode, operation of the system clock pulse generator and of on-chip peripheral modules is halted, except for the time-base function of timer A. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the CPU and on-chip peripheral modules, and the on-chip RAM contents, are retained.

• Clearing watch mode

Watch mode is cleared by a time-base interrupt from timer A, by an IRQ_0 interrupt, or by input at the RES pin.

 $-$ Clearing by timer A time-base interrupt or IRQ₀ interrupt

When timer A overflows or an IRQ_0 interrupt signal is input, if the LSON bit in system control register 1 (SYSCR1) is cleared to 0, the clock pulse generator starts. After the time set in bits STS2 to STS0 in system control register 1 (SYSCR1) has elapsed, a stable clock signal is supplied to the entire chip, watch mode is cleared, and interrupt exception handling starts. If $LSON = 1$, the system goes to subactive mode.

In watch mode, the subclock (ϕ_{SUB}) is prescaled to generate a clock signal which is supplied to timer A. Timer A operates as a time base.

Before the transition to watch mode, other external interrupts should be disabled. Watch mode is not cleared if the I bit in the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register.

— Clearing by $\overline{\text{RES}}$ input

When the RES pin goes low, the clock pulse generator starts and watch mode is cleared. After the pulse generator output has stabilized, if the RES pin is driven high, the CPU starts reset exception handling.

Since clock signals are supplied to the entire chip as soon as the clock pulse generator starts functioning, the RES pin should be kept at the low level until the pulse generator output stabilizes.

4. Subactive mode

Operation in subactive mode is described below.

• Transition to subactive mode

Subactive mode is entered from watch mode if the LSON bit in system control register 1 $(SYSCR1)$ is set to 1 at the time of a timer A time-base interrupt or $IRQ₀$ interrupt request.

In subactive mode, the CPU operates in synchronization with the subclock (ϕ_{SUB}). The onchip peripheral modules halt operation, except for the time base function of timer A. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the on-chip peripheral modules are retained. Standard I/O ports go to the high-impedance state. In high-voltage ports, the PMOS buffer transistors are switched off.

• Clearing subactive mode

Subactive mode is cleared by a SLEEP instruction or by input at the $\overline{\text{RES}}$ pin.

— Clearing by SLEEP instruction

When a SLEEP instruction is executed in subactive mode, subactive mode is cleared. If the DTON bit of system control register 2 (SYSCR2) is cleared to 0 when the SLEEP instruction is executed, the system goes to watch mode. If $DTON = 1$ and $LSON = 0$, a direct transfer interrupt is requested and the clock pulse generator starts. After the time set in bits STS2 to STS0 in system control register 1 (SYSCR1) has elapsed, a stable clock signal is supplied to the entire chip, and the system goes to active mode.

Before the transition to active mode, other interrupts should be disabled. The direct transfer from subactive mode to active mode does not take place if the I bit in the condition code register (CCR) is set to 1 or the direct transfer interrupt is disabled in the interrupt enable register.

— Clearing by RES input

When the $\overline{\rm RES}$ pin goes low, the clock pulse generator starts and subactive mode is cleared. After the pulse generator output has stabilized, if the RES pin is driven high, the CPU starts reset exception handling.

Since clock signals are supplied to the entire chip as soon as the clock pulse generator starts functioning, the RES pin should be kept at the low level until the pulse generator output stabilizes.

3.3.3 Application Notes

- 1. In order to ensure sufficient time for the clock pulse generator to reach stable operation after clearing of standby mode or watch mode, or after a direct transfer from subactive to active mode, bits STS2 to STS0 in system control register 1 (SYSCR1) should be set as follows.
- When a ceramic oscillator is used

Set bits STS2 to STS0 for a waiting time of at least 10 ms (see figure 3-9). For details, see 3.4.1, System Control Register 1 (SYSCR1).

When an external clock is used

Any values may be set. Normally the minimum time $(STS2 = STS1 = STS0 = 0)$ should be set.

Figure 3-9 Waiting Time

2. To make a transition from subactive mode to active mode, the LSON bit in SYSCR1 should be cleared to 0 and the DTON bit in system control register 2 (SYSCR2) should be set to 1. Direct transfer is not possible when the LSON bit $= 1$.

3.4 System Control Registers

Table 3-7 shows how the system control registers (SYSCR1 and SYSCR2) are configured. These two registers are used to control the power-down modes.

Table 3-7 Register Configuration

3.4.1 System Control Register 1 (SYSCR1)

Note: * Write is enabled only in active mode.

SYSCR1 is an 8-bit read/write register for control of power-down modes.

Bit 7: Standby (SSBY)

This bit designates transition to standby mode.

When standby mode is cleared by an external interrupt and the system goes to active mode, this bit remains set to 1. It must be cleared by writing a 0. Writing is possible only in active mode.

Bits 6 to 4: Standby timer select 2 to 0 (STS2 to STS0)

When a mode in which the system clock is stopped (standby, watch, or subactive mode) is cleared, the system waits for stable clock operation for a time set in these bits. The designation should be made according to the clock frequency so that the waiting time is at least 10 ms.

Note: * Don't care.

Bit 3: Low speed on flag (LSON)

This bit chooses the system clock (ϕ) or subclock (ϕ_{SUB}) as the CPU operating clock when watch mode is cleared. Since this relates to the transitions between operation modes, this bit functions in combination with other control bits and interrupt input.

Bit 2: Reserved bit

This bit is reserved, but it can be written and read.

Bits 1 and 0: Reserved bits

These bits are reserved; they always read 0, and cannot be modified.

3.4.2 System Control Register 2 (SYSCR2)

Note: * Write is enabled only in subactive mode.

SYSCR2 is an 8-bit read/write register for control of direct transfer from subactive mode to active mode.

Bits 7 to 4: Reserved bits

These bits are reserved; they always read 1, and cannot be modified.

Bit 3: Direct transfer on flag (DTON)

This bit designates whether a transition is made to active mode or to watch mode when a SLEEP instruction is executed in subactive mode. When transfer to active mode is designated, the transition takes place via watch mode to allow time for the clock pulse generator to stabilize.

Bit 2: Reserved bit

This bit is reserved; it always reads 1, and cannot be modified.

Bits 1 and 0: Reserved bits

These bits are reserved, but they can be written and read.

Section 4 ROM

4.1 Overview

The H8/3714 has 32 kbytes of on-chip mask ROM. The H8/3713 has 24 kbytes, and the H8/3712 has 16 kbytes. The ROM is connected to the CPU by a 16-bit data bus, allowing high-speed twostate access for both byte data and word data. The ZTAT™ version of the H8/3714 has a 32-kbyte PROM.

4.1.1 Block Diagram

Figure 4-1 gives a block diagram of the on-chip ROM.

Figure 4-1 ROM Block Diagram (H8/3714)

4.2 PROM Mode

4.2.1 Selection of PROM Mode

If the on-chip ROM is a PROM, setting the chip to PROM mode stops operation as a microcontroller and allows the PROM to be programmed in the same way as the HN27C256H. Table 4-1 shows how to select PROM mode.

Table 4-1 Selection of PROM Mode

4.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter is required for conversion to 28 pins, as listed in table 4-2.

Figure 4-2 shows the pin-to-pin wiring of the socket adapter. Figure 4-3 shows a memory map.

Table 4-2 Socket Adapter

EPROM Socket

FP-64A	DP-64S	Pin	Pin	HN27C256H
17	26	RES	V_{PP}	1
57	$\overline{2}$	$P9_0$	EO ₀	11
58	3	P9 ₁	EO ₁	12
59	4	P9 ₂	EO ₂	13
60	$\overline{5}$	$P9_3$	EO ₃	15
61	6	P9 ₄	EO ₄	16
62	$\overline{7}$	$P9_5$	EO ₅	17
63	8	$P9_{6}$	EO_6	18
64	9	P9 ₇	EO ₇	19
31	40	$P5_0$	EA ₀	10
32	41	P5 ₁	EA ₁	9
33	42	PS ₂	EA ₂	8
34	43	P5 ₃	EA ₃	$\overline{7}$
35	44	PS ₄	EA_4	6
36	45	PS ₅	EA ₅	5
37	46	$P5_6$	EA ₆	$\overline{4}$
38	47	PS ₇	EA ₇	$\mathbf{3}$
48	57	P7 ₀	EA_8	25
22	31	$P1_6$	EA ₉	24
50	59	$P7_2$	EA_{10}	21
51	60	$P7_3$	EA_{11}	23
52	61	P7 ₄	EA_{12}	$\overline{2}$
53	62	$P7_5$	EA_{13}	26
54	63	$P7_6$	EA_{14}	27
55	64	P7 ₇	$\overline{\overline{\text{CE}}}$	20
49	58	P7 ₁	OE	22
27	36	$P4_3$		
28	37	P4 ₂	$\rm V_{CC}$	28
39	48	P17		
29	38	$P4_1$		
30	39	$P4_0$	$\rm V_{SS}$	14
56, 1	1, 10	V_{CC} , AV_{CC}	V_{CC}	28
14, 10	23, 19	V _{SS} , AV _{SS}	V _{SS}	14
11	20, 22	TEST, X1	$V_{\underline{C}\underline{C}}$	28
15	24	$\overline{O}SC_1$	$V_{\underline{SS}}$	14

Note: Pins not indicated above should be left open.

Figure 4-2 Socket Adapter Pin Correspondence

Figure 4-3 Memory Map in PROM Mode

4.3 Programming

The write, verify, and other modes are selected as shown in table 4-3 in PROM mode.

Pin						
Mode	CE	OE	V _{PP}	Vcc	$EO7$ to $EO0$	EA_{14} to EA_{0}
Write		н	Vpp	Vcc	Data input	Address input
Verify			Vpp	Vcc	Data output	Address input
Programming disabled	н	н	Vpp	Vcc	High impedance	Address input

Table 4-3 Mode Selection in PROM Mode

Notation:

L: Low level

H: High level

 V_{PP} : V_{PP} level

V_{CC}: V_{CC} level

The specifications for writing and reading the on-chip PROM are identical to those for the standard HN27C256H EPROM.

4.3.1 Writing and Verifying

An efficient, high-speed programming method is provided for writing and verifying the PROM data. This method achieves high speed without voltage stress on the device and without lowering the reliability of written data. H'FF data is written in unused address areas.

The basic flow of this high-speed programming method is shown in figure 4-4. Table 4-4 and table 4-5 give the electrical characteristics in programming mode. Figure 4-5 shows a timing diagram.

Figure 4-4 High-Speed Programming Flow Chart

Table 4-4 DC Characteristics (preliminary)

(Conditions: $V_{CC} = 6.0 V \pm 0.25 V$, $V_{PP} = 12.5 V \pm 0.3 V$, $V_{SS} = 0.0 V$, $T_a = 25°C \pm 5°C$)

Table 4-5 AC Characteristics

(Conditions: $V_{CC} = 6.0 V \pm 0.25 V$, $V_{PP} = 12.5 V \pm 0.3 V$, $V_{SS} = 0.0 V$, $T_a = 25°C \pm 5°C$)

Input rise time/fall time ≤ 20 ns

Timing reference levels Input: 1.0 V, 2.0 V

Output: 0.8 V, 2.0 V

Figure 4-5 PROM Write/Verify Timing

4.3.2 Programming Precautions

1. Use the specified programming voltage and timing.

The programming voltage in PROM mode (V_{PP}) is 12.5 V. Use of a higher voltage can permanently damage the chip. Be especially careful with respect to PROM programmer overshoot.

Setting the PROM programmer to Hitachi specifications for the HN27C256H or to Intel specifications will result in a correct V_{pp} of 12.5 V.

2. Make sure the index marks on the PROM programmer socket, socket adapter, and chip are properly aligned. If they are not, the chip may be destroyed by excessive current flow. Before programming, be sure the chip is properly mounted in the PROM programmer.

- 3. Avoid touching the socket adapter or chip during programming, since this may cause contact faults and write errors.
- 4. Some commercially available EPROM programmers execute a device test before writing, reading, or verifying. The device test is a leakage test of the EPROM pins or ZTAT microcontroller pins. (A ZTAT microcontroller is a microcontroller with on-chip EPROM.) The function of this test is to check whether the device is correctly inserted in the socket, by confirming that leakage current flow is above a certain minimum level.

In devices like the H8/3714 in which the on-chip EPROM is assigned to high-voltage pins (PMOS open-drain pins), no leakage current flows in the sink direction. That may cause the device test to fail and prevent writing, reading, or verifying. If this occurs, switch the device test off.

Note that in some EPROM programmers, the device test cannot be switched off.
4.3.3 Reliability of Written Data

An effective way to assure the data holding characteristics of the programmed chips is to bake them at 150˚C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early data retention failure.

Figure 4-8 shows a flow chart of this screening procedure.

Figure 4-6 Recommended Screening Procedure

If write errors occur repeatedly while the same PROM programmer is being used, stop programming and check for problems in the PROM programmer and socket adapter, etc.

Please notify your Hitachi representative of any problems occurring during programming or in screening after high-temperature baking.

Section 5 RAM

5.1 Overview

The H8/3714 has 512 bytes of high-speed static RAM on-chip. The H8/3713 and the H8/3712 each has 384 bytes. The RAM is connected to the CPU by a 16-bit data bus, allowing high-speed two-state access for both byte data and word data.

5.1.1 Block Diagram

Figure 5-1 shows a block diagram of the on-chip RAM.

Figure 5-1 RAM Block Diagram (H8/3714)

5.1.2 Display RAM Area

In the H8/3714, H8/3713 and H8/3712, RAM addresses H'FEC0 to H'FEFF are also used as a display RAM for the VFD controller/driver. If the VFD controller/driver is not used, this area is available as an ordinary RAM.

Section 6 Clock Pulse Generators

6.1 Overview

Clock oscillator circuitry (CPG: Clock Pulse Generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator, system clock divider, and a clock divider (prescaler S) for the on-chip peripheral modules. The subclock pulse generator consists of a subclock oscillator circuit, subclock divider, and a further subclock divider (prescaler W) for time-base use.

6.1.1 Block Diagram

Figure 6-1 shows a block diagram of the clock pulse generators.

Figure 6-1 Block Diagram of Clock Pulse Generators

6.2 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic oscillator, or by providing external clock input.

- 1. Connecting a crystal oscillator
- Circuit configuration

Figure 6-2 shows a typical method of connecting a crystal oscillator.

• Crystal oscillator

Figure 6-3 shows the equivalent circuit of the crystal oscillator. An oscillator having the characteristics given in table 6-1 should be used.

Figure 6-3 Equivalent Circuit of Crystal Oscillator

Table 6-1 Crystal Oscillator Parameters

- 2. Connecting a ceramic oscillator
- Circuit configuration

Figure 6-4 shows a typical method of connecting a ceramic oscillator.

Figure 6-4 Typical Connection to Ceramic Oscillator

3. Notes on board design

When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful attention to the following points.

Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 6-5.)

The board should be designed so that the oscillator and load capacitors are located as close as possible to pins OSC_1 and OSC_2 .

Figure 6-5 Board Design of Oscillator Circuit

- 4. External clock input
- Circuit configuration

When an external clock is used, it is input at pin OSC_1 . Pin OSC_2 should be left open. Figure 6-6 shows a typical connection.

Figure 6-6 External Clock Input (Example)

External clock

6.3 Subclock Generator

1. Connecting a 32.768 kHz crystal oscillator

Clock pulses can be supplied to the subclock divider by connecting a 32.768 kHz crystal oscillator, as shown in figure 6-7. Follow the same precautions as noted for the system clock.

Figure 6-7 Typical Connection to Crystal Oscillator (Subclock)

Figure 6-8 shows the equivalent circuit of the crystal oscillator.

Figure 6-8 Equivalent Circuit of Crystal Oscillator

2. Pin connection when not using subclock

When the subclock is not used, connect V_{CC} to pin X_1 and leave pin X_2 open, as shown in figure 6-9.

Figure 6-9 Pin Connection When Not Using Subclock

Section 7 I/O Ports

7.1 Overview

The H8/3714 Series has five 8-bit I/O ports (of which four are high-voltage ports), one 6-bit I/O port*, and one 8-bit input port. Table 7-1 indicates the functions of each port.

Ports 1 and 9 are standard input/output ports, consisting of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual bits.

Ports 4, 5, 6, and 7 are high-voltage ports, able to handle an applied voltage of V_{CC} – 40 V. Input and output are controlled for individual bits by reading from and writing to PDR.

Note: $*$ Pin P1₇ of port 1 is a high-voltage input-only pin, while pin P1₆ is a standard input-only pin. Pins $P1_2$ and $P1_3$ are not present.

Reading a port gives the following results.

- Reading a standard port
	- Reading a pin assigned to general-purpose input $(PCR = 0)$ gives the pin level.
	- Reading a pin assigned to general-purpose output ($PCR = 1$) gives the value of the corresponding PDR bit.
	- Reading a pin assigned to an on-chip peripheral function gives the pin level.
- Reading a high-voltage port
	- Reading a pin assigned to general-purpose input/output gives the pin level.
	- Reading a pin assigned to digit output or segment output use gives the value of the corresponding PDR bit.

Table 1 Port Functions

Note: Pins $P1₂$ and P1₃, and ports P2, P3, and P8 are not included in these versions.

7.1.1 Port Types and Mask Options

The choice of I/O pin options and the resulting states are shown in table 7-2.

Upon reset, the PDR, PCR, and PMR registers are initialized, cancelling the choices of peripheral functions. When the chip goes to a low-power mode, the on-chip peripheral function input gates are always on, so unless input levels are fixed there will be an increase in dissipated current.

Table 7-2 Choice of I/O Port Options

For Standard I/O Pins

Note: If external clock input mode is selected when the serial communication interface is used, pins $SCK₂$ and $SCK₁$ will be input-only pins.

For High-Voltage Pins

Table 7-3 shows the mask options with mask ROM versions. A mask ROM version is compatible with a ZTAT™ version only when C and D options are selected for all pins.

Notes

- 1. When circuit type E, "with MOS pull-down," is chosen, the source of the MOS pull-down is connected to the V_{disp} power supply. Accordingly, the mask option making pin P1₇/V_{disp} a V_{disp} power supply pin must also be chosen.
- 2. Type C, "no MOS pull-up," is the only option available for port 0.

7.1.2 MOS Pull-Up

Ports 1* and 9, which are standard input/output ports, can be designated by mask options as having or not having MOS pull-up transistors for their (CMOS) outputs. (This does not apply to ZTAT™ versions.)

Figure 7-1 shows the MOS pull-up circuit configuration.

When "with MOS pull-up" is selected by mask option, the MOS pull-up will normally be on, regardless of the port data register (PDR) and port control register (PCR) settings. (See table 7-4.)

Note: $*$ Pin P1 $_7$ /V_{disp} is a high-voltage pin, so the MOS pull-up option cannot be selected for this pin.

Figure 7-1 MOS Pull-Up Circuit Configuration

Table 7-4 MOS Pull-Up Control

7.1.3 MOS Pull-Down

Ports 4, 5, 6, and 7, which are high-voltage I/O ports, can be designated by mask option as having or not having MOS pull-down resistors for their (PMOS open-drain) outputs. (This does not apply to $ZTAT^{TM}$ versions.)

Figure 7-2 shows the MOS pull-down circuit configuration.

When the "with MOS pull-down" option is chosen, the source of the MOS pull-down is connected to the V_{disp} power supply. Accordingly, the mask option making pin $P1_7/V_{disp}$ a V_{disp} power supply pin must also be chosen.

Figure 7-2 MOS Pull-Down Circuit Configuration

7.2 Port 0

7.2.1 Overview

Port 0 is an 8-bit standard input-only port. Figure 7-3 shows the pin configuration.

7.2.2 Register Configuration and Description

Table 7-5 shows the port 0 register configuration.

Table 7-5 Port 0 Registers

1. Port mode register 0 (PMR0)

Each PMR0 bit designates whether the corresponding port 0 pin is to be used for general input or as an analog input channel to the A/D converter.

Upon reset, PMR0 is initialized to H'00.

$(n = 0 to 7)$

2. Port data register 0 (PDR0)

When the corresponding bit in PMR0 is 0, the pin state can be read from PDR0. If the corresponding PMR0 bit is 1, PDR0 is read as 1.

7.2.3 Pin Functions

Table 7-6 gives the port 0 pin functions.

Table 7-6 Port 0 Pin Functions

7.2.4 Pin States

Table 7-7 shows the port 0 pin states in each operating mode.

Table 7-7 Port 0 Pin States

7.3 Port 1

7.3.1 Overview

Port 1 consists of four standard I/O pins, one standard input-only pin, and one high-voltage inputonly pin. Figure 7-4 shows the pin configuration.

7.3.2 Register Configuration and Description

Table 7-8 shows the port 1 register configuration.

Table 7-8 Port 1 Registers

1. Port mode register 1 (PMR1)

PMR1 is an 8-bit read/write register that controls the selection of pin functions for pins $P1_6/\overline{\text{EVENT}},\, P1_5/\overline{\text{IRQ}}_5,\, P1_4/\overline{\text{IRQ}}_4,\, P1_1/\overline{\text{IRQ}}_1, \,\text{and}\, P1_0/\overline{\text{IRQ}}_0, \,\text{and turns the } \overline{\text{IRQ}}_0$ noise cancellation function on and off.

Upon reset, PMR1 is initialized to H'0C.

Note: Before switching pin functions using bits IRQ5 to IRQ0 in PMR1, first disable the corresponding interrupts by clearing their interrupt enable bits. After the pin functions have been switched, issue any instruction, then clear the interrupt request flags to 0. For details see section 3.2.3 1, Port mode register (PMR1).

Bit 7: Noise cancel (NOISE CANCEL)

This bit turns the $\overline{\text{IRQ}_0}$ noise canceller function on and off. In standby, watch, and subactive modes the noise canceller function is off regardless of the setting of this bit.

Bit 6: PI_6 / \overline{EVENT} pin function switch (EVENT)

This bit selects whether pin $P1_6$ /EVENT is used as $P1_6$ or as EVENT.

Note: $*$ Even when pin P1₆/EVENT is used as P1₆, the timer D counter may increment when pin P1₆ is read. If timer D is used the counter must be cleared by means of the CLR bit in timer mode register D (TMD).

Bit 5: $P1_5/\overline{RQ_5}/\text{TMOE}$ pin function switch (IRQC5)

This bit selects whether pin P1₅/ $\overline{\text{IRQ}_5}$ /TMOE is used as P1₅/TMOE or as $\overline{\text{IRQ}_5}$.

Bit 4: $PI_4/\overline{IRQ_4}$ pin function switch (IRQC4)

This bit selects whether pin $P1_4/\overline{IRQ_4}$ is used as $P1_4$ or as $\overline{IRQ_4}$.

Bits 3 and 2: Reserved bits

Bits 3 and 2 are reserved; they always read 1, and cannot be modified.

Bit 1: $PI_1/\overline{IRQ_1}$ pin function switch (IRQC1)

This bit selects whether pin $P1_1/\overline{IRQ_1}$ is used as $P1_1$ or as $\overline{IRQ_1}$.

Bit 0: $P1_0/\overline{RQ_0}$ pin function switch (IRQC0)

This bit selects whether pin $P1_0/\overline{IRQ_0}$ is used as $P1_0$ or as $\overline{IRQ_0}$.

Note: $*$ Rising or falling edge sensing can be designated for pin IRQ₀. For details see 3.2.3 (2), IRQ edge select register (IEGR).

2. Port control register 1 (PCR1)

PCR1 is an 8-bit register for controlling whether each of port 1 pins $P1_5$, $P1_4$, $P1_1$, and $P1_0$ functions as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. Bits 7, 6, 3, and 2 are reserved bits that cannot be modified and always read 1.

The settings in PCR1 and in PDR1 are valid when the affected pin is designated in PMR1 as a general I/O pin.

Upon reset, PCR1 is initialized to H'CC.

3. Port data register 1 (PDR1)

Note: $*$ Pins P1₇ and P1₆ are for input only; reading PDR1 always gives the level of these pins.

PDR1 is an 8-bit register that stores data for pins $P1_5$, $P1_4$, $P1_1$, and $P1_0$. If port 1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0, the pin states are read. Bits 3 and 2 are reserved bits that cannot be modified and always read 1.

4. Port mode register 4 (PMR4)

Bit						
	TEO	TEO ON	FREQ	VRFR		
Initial value						
Read/Write	R/W	R/M	R/W	R/W		

PMR4 is an 8-bit read/write register that switches the $P1_5/\overline{IRQ_5}/\text{TMOE}$ pin function and controls TMOE pin waveform output. Bits 3 to 0 are reserved; they always read 1, and cannot be modified.

Upon reset, PMR4 is initialized to H'0F.

- Bit 7: Timer E output select (TEO)
- Bit 6: Timer E output on/off (TEO ON)
- Bit 5: Fixed frequency select (FREQ)
- Bit 4: Variable frequency select (VRFR)

 $P1₅/\overline{\text{RQ}}₅/\text{TMOE}}$ pin functions are switched as follows, by means of bits 7 to 4 of PMR4 and bit IRQC5 of PMR1.

Note: * Don't care

7.3.3 Pin Functions

Table 7-9 shows the port 1 pin functions.

Table 7-9 Port 1 Pin Functions

timer C, respectively. For details, refer to section 8, Timers.

7.3.4 Pin States

Table 7-10 shows the port 1 pin states in each operating mode.

7.4 Port 4

7.4.1 Overview

Port 4 is an 8-bit high-voltage I/O port. Figure 7-5 shows the pin configuration.

7.4.2 Register Configuration and Description

Table 7-11 shows the port 4 register configuration.

Table 7-11 Port 4 Registers

1. Port data register 4 (PDR4)

PDR4 is an 8-bit register for storing the data of port 4 pins $P4₇$ to $P4₀$.

Upon reset, PDR4 is initialized to H'00.

7.4.3 Pin Functions

Table 7-12 shows the port 4 pin functions.

Table 7-12 Port 4 Pin Functions

Pin Pin Functions and Selection Method

 $P47/FS_{23}$ to After designation of the segment pins to be used in bits SR4 to SR0 of the VFD $P4_0$ /FS₁₆ segment control register (VFSR), bit VFDE in the digit beginning register (DBR) is set to 1 and VFD controller/driver operation is started. During key scan intervals, pins designated for segment output can be used by the CPU as general-purpose ports. Even while the VFD controller/driver is operating, it is possible to switch segment pins to general-purpose ports by writing 0 in the VFLAG bit of VFSR.

Note: * When a pin functioning as a segment output pin is read, the value of the corresponding bit in PDR4 is read.

7.4.4 Pin States

Table 7-13 shows the port 4 pin states in each operating mode.

Table 7-13 Port 4 Pin States

7.5 Port 5

7.5.1 Overview

Port 5 is an 8-bit high-voltage I/O port. Figure 7-6 shows the pin configuration.

7.5.2 Register Configuration and Description

Table 7-14 shows the port 5 register configuration.

Table 7-14 Port 5 Registers

1. Port data register 5 (PDR5)

PDR5 is an 8-bit register for storing the data of port 5 pins $P5₇$ to $P5₀$.

Upon reset, PDR5 is initialized to H'00.

7.5.3 Pin Functions

Table 7-15 shows the port 5 pin functions.

Table 7-15 Port 5 Pin Functions

Pin Pin Functions and Selection Method

 $\mathsf{P5}_7\mathsf{/FS}_8$ After designation of the segment pins to be used in bits SR4 to SR0 of the VFD $P5_0$ /FS₁₅ segment control register (VFSR), bit VFDE in the digit beginning register (DBR) is set to 1 and VFD controller/driver operation is started. During key scan intervals, pins designated for segment output can be used by the CPU as general-purpose ports. Even while the VFD controller/driver is operating, it is possible to switch segment pins to general-purpose ports by writing 0 in the VFLAG bit of VFSR.

Note: * When a pin functioning as a segment output pin is read, the value of the corresponding bit in PDR5 is read.

7.5.4 Pin States

Table 7-16 shows the port 5 pin states in each operating mode.

Table 7-16 Port 5 Pin States

7.6 Port 6

7.6.1 Overview

Port 6 is an 8-bit high-voltage I/O port. Figure 7-7 shows the pin configuration.

Figure 7-7 Port 6 Pin Configuration

7.6.2 Register Configuration and Description

Table 7-17 shows the port 6 register configuration.

Table 7-17 Port 6 Registers

1. Port data register 6 (PDR6)

PDR6 is an 8-bit register for storing the data of port 6 pins $P6₇$ to $P6₀$.

Upon reset, PDR6 is initialized to H'00.

7.6.3 Pin Functions

Table 7-18 shows the port 6 pin functions.

Table 7-18 Port 6 Pin Functions

Pin Pin Functions and Selection Method

 $P6_7$ / FD_7 / FS_0 After designation of the digit pins and segment pins to be used in bits DR3 to $P6_0$ /FD $_0$ DR0 of the VFD digit control register (VFDR), bits SR4 to SR0 of the VFD segment control register (VFSR), and bits DBR3 to DBR0 of the digit beginning register (DBR), bit VFDE in DBR is set to 1 and VFD controller/driver operation is started. During key scan intervals, pins designated for digit or segment output can be used by the CPU as general-purpose ports. Even while the VFD controller/driver is operating, it is possible to switch digit pins or segment pins to general-purpose ports by writing 0 in the VFLAG bit of VFSR.

Note: * When a pin functioning as a digit output pin or segment output pin is read, the value of the corresponding bit in PDR6 is read.

7.6.4 Pin States

Table 7-19 shows the port 6 pin states in each operating mode.

Table 7-19 Port 6 Pin States

7.7 Port 7

7.7.1 Overview

Port 7 is an 8-bit high-voltage I/O port. Figure 7-8 shows the pin configuration.

7.7.2 Register Configuration and Description

Table 7-20 shows the port 7 register configuration.

Table 7-20 Port 7 Registers

1. Port data register 7 (PDR7)

Bit								
								$\texttt{PDR7}_7$ $\texttt{PDR7}_6$ $\texttt{PDR7}_5$ $\texttt{PDR7}_4$ $\texttt{PDR7}_3$ $\texttt{PDR7}_2$ $\texttt{PDR7}_1$ $\texttt{PDR7}_0$
Initial value								
Read/Write	R/W							

PDR7 is an 8-bit register for storing the data of port 7 pins $P7₇$ to $P7₀$.

Upon reset, PDR7 is initialized to H'00.

7.7.3 Pin Functions

Table 7-21 shows the port 7 pin functions.

Table 7-21 Port 7 Pin Functions

Pin Pin Functions and Selection Method

 $P7_7$ /FD₁₅ to After designation of the digit pins to be used, in bits DR3 to DR0 of the VFD $P7_0$ /FD₈ digit control register (VFDR), bit VFDE in the digit beginning register (DBR) is set to 1 and VFD controller/driver operation is started. Even while the VFD controller/driver is operating, it is possible to switch digit pins to generalpurpose ports by writing 0 in the VFLAG bit of VFSR.

Note: * When a pin functioning as a digit output pin is read, the value of the corresponding bit in PDR7 is read.

7.7.4 Pin States

Table 7-22 shows the port 7 pin states in each operating mode.

Table 7-22 Port 7 Pin States

7.8 Port 9

7.8.1 Overview

Port 9 is an 8-bit standard I/O port. Figure 7-9 shows the pin configuration.

7.8.2 Register Configuration and Description

Table 7-23 shows the port 9 register configuration.

Table 7-23 Port 9 Registers

1. Port mode register 2 (PMR2)

PMR2 is an 8-bit read/write register, controlling the selection of port 9 pin functions.

Upon reset, PMR2 is initialized to H'00.

Bit 7: P97/UD pin function switch (UP/DOWN)

This bit selects whether pin P97/UD is used for general-purpose I/O or for timer C up/down control input. Up/down control input (UD) is valid only when bit $TMC6 = 1$ in timer mode register C (TMC).

Bit 6: $P9_6$ / SO_2 pin function switch (SO2)

This bit selects whether pin $P9_6/SO_2$ functions as the $P9_6$ I/O pin or the SO_2 output pin.

Bit 5: $P9_5/SI_2/\overline{CS}$ pin function switch (SI2)

This bit selects whether pin $P9_5/SI_2/\overline{CS}$ functions as the P9₅ I/O pin or the SI₂ input/ \overline{CS} output pin. For the switching between SI_2 input and \overline{CS} output see 11.2.5, Port Mode Register 3 (PMR3).

Bit 4: P9⁴ /SCK² pin function switch (SCK2)

This bit selects whether pin $P9_4/SCK_2$ functions as the $P9_4$ I/O pin or the SCK₂ I/O pin.

Bit 3: $P9_3/SO_1$ pin function switch (SO1)

This bit selects whether pin $P9_3/SO_1$ functions as the $P9_3$ I/O pin or the SO_1 output pin.

Bit 2: $P9_2/SI_1$ pin function switch $(SI1)$

This bit selects whether pin $P9_2/SI_1$ functions as the $P9_2$ I/O pin or the SI_1 input pin.

Bit 1: $P9_1/SCK_1$ pin function switch (SCK1)

This bit selects whether pin $P9₁/SCK₁$ functions as the $P9₄ I/O$ pin or the $SCK₁ I/O$ pin.

Bit 0: P9₀/PWM pin function switch (PWM)

This bit selects whether pin $P9_0/PWM$ pin functions as the $P9_0$ I/O pin or the PWM output pin.

2. Port control register 9 (PCR9)

PCR9 is an 8-bit register for controlling whether each of port 9 pins $P9₇$ to $P9₀$ functions as an input or output pin. Setting a PCR9 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR9 and PDR9 are valid when the affected pin is designated in PMR2 as a general-purpose I/O pin. PCR9 is a write-only register, which always reads as all 1.

Upon reset, PCR9 is initialized to H'00.

3. Port data register 9 (PDR9)

PDR9 is an 8-bit register that stores data for port 9 pins $P9₇$ to $P9₀$. If port 9 is read while PCR9 bits are set to 1, the values stored in PDR9 are read, regardless of the actual pin states. If port 9 is read while PCR9 bits are cleared to 0, the pin states are read.

Upon reset, PDR9 is initialized to H'00.
7.8.3 Pin Functions

Table 7-24 shows the port 9 pin functions.

Table 7-24 Port 9 Pin Functions

Pin Pin Functions and Selection Method

 $P97/UD$

Functions are switched as follows by means of the UP/DOWN bit* in PMR2 and bit PCR9₇ in PCR9.

Note: * Before entering power-down mode, if this pin is set to UD input by the UP/DOWN bit in PMR2, it should be kept from floating by external connection or should be set to general I/O use by clearing the UP/DOWN bit to 0 prior to the state transition.

$P96/SO_2*$ Functions are switched as follows by means of bit SO2 in PMR2 and bit $PCR9₆$ in PCR9.

Note: $*$ The PMOS buffer transistor of pin P9 $_6$ /SO₂ can be enabled or disabled by the SO2PMOS bit in PMR3. For details see 11.2.5, Port Mode Register 3 (PMR3).

 $P9₅/SI₂$

Functions are switched as follows by means of bit SI2 in PMR2,* bit CS in $\overline{\text{CS}}$ PMR3, and bit PCR9₅ in PCR9.

Note: $*$ Before entering power-down mode, if this pin is set to SI₂ input by bit SI2 in PMR2, it should be kept from floating by external connection or should be set to general I/O use by clearing bit SI2 to 0 prior to the state transition.

Table 7-24 Port 9 Pin Functions (cont)

133

state transition.

Table 7-24 Port 9 Pin Functions (cont)

7.8.4 Pin States

Table 7-25 shows the port 9 pin states in each operating mode.

Table 7-25 Port 9 Pin States

Section 8 Timers

8.1 Overview

The H8/3714 Series provides on-chip two prescalers (prescaler S and prescaler W) with different input clocks, and five timers (timers A through E).

Prescaler S is a 13-bit counter clocked by the system clock ($\phi = f_{\rm OSC}/2$). Its prescaled outputs are used by timers A to C and timer E.

Prescaler W is a 5-bit counter clocked by the subclock ($\phi_{SUB} = f_X/8$). Its prescaled output is used for time-base operation by timer A.

Table 8-1 outlines the functions of timers A through E.

Table 8-1 Timer A to E Functions

8.1.1 Prescaler Operation

1. Prescaler S (PSS)

Prescaler S is a 13-bit counter using the system clock ($\phi = f_{\text{OSC}}/2$) as its input clock. Each input clock cycle causes prescaler S to increment once.

Prescaler S is initialized to H'0000 by a reset, and starts counting upon return to active mode.

In standby mode, watch mode, and subactive mode, the system clock (φ) pulse generator stops, so prescaler S also stops functioning. Its value is reset to H'0000.

The CPU cannot read or write prescaler S data.

The output from prescaler S is shared by timers A to C and E as well as serial communication interfaces 1 and 2. The frequency division ratio can be set separately for each on-chip peripheral function.

2. Prescaler W (PSW)

Prescaler W is a 5-bit counter using the subclock ($\phi_{\text{SUB}} = f_{\text{X}}/8$) as its input clock.

Prescaler W is initialized to H'00 by a reset, and starts counting upon return to active mode.

Even in standby mode, watch mode, or subactive mode, prescaler W continues functioning so long as clock signals are supplied to pins X_1 and X_2 .

Prescaler W can be reset by setting bits TMA3 and TMA2 to 1 in timer mode register A (TMA).

The output from prescaler W can be used as the clock source for timer A, in which case timer A functions as a time base.

Figure 8-1 shows the clock signals supplied by prescalers S and W to peripheral modules.

Figure 8-1 Clock Supply

8.2 Timer A

8.2.1 Overview

Timer A is an 8-bit interval timer. It can be connected to a 32.768 kHz crystal oscillator for use as a real-time clock time base.

1. Features

Features of timer A are given below.

- Choice of eight internal clock sources (ϕ /8192, ϕ /4096, ϕ /2048, ϕ /512, ϕ /256, ϕ /128, φ/32, φ/8).
- Choice of four overflow periods $(2 \text{ s}, 1 \text{ s}, 0.5 \text{ s}, 125 \text{ ms})$ when timer A is used as a time base (using a 32.768 kHz crystal oscillator).
- An interrupt is requested when the counter overflows.
- 2. Block diagram

Figure 8-2 shows a block diagram of timer A.

Figure 8-2 Block Diagram of Timer A

3. Register configuration

Table 8-2 shows the register configuration of timer A.

Table 8-2 Timer A Registers

8.2.2 Register Descriptions

TMA is an 8-bit read/write register for selecting the prescaler and input clock.

Upon reset, TMA is initialized to H'F0.

Bits 7 to 4: Reserved bits

Bits 7 to 4 are reserved; they always read 1, and cannot be modified.

Bit 3: Prescaler select (TMA3)

Bit 3 selects either prescaler S or prescaler W as the clock input source for timer A.

Bits 2 to 0: Clock select (TMA2 to TMA0)

Bits 2 to 0 select the clock input to TCA. The selection is made as follows by the combination of these bits and bit TMA3.

Note: $\phi = f_{\text{OSC}}/2$

2. Timer counter A (TCA)

TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). The TCA value can be read by the CPU at any time.

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 1.

When TCA overflows, the IRRTA bit in interrupt request register 2 (IRR2) is set to 1.

Upon reset, TCA is initialized to H'00.

8.2.3 Timer Operation

Timer A is an 8-bit timer which can be used either as an interval timer or, if a 32.768 kHz crystal oscillator is connected, as a real-time clock time base.

1. Interval timer operation

When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an 8-bit interval timer.

Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting and interval timing resume immediately after the reset. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt request register 2 (IRR2). If IENTA = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.*

At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses.

Note: * For details on interrupts, see 3.2.2, Interrupts.

2. Real-time clock time base operation

When bit TMA3 in TMA is set to 1, timer A functions as a time base for a real-time clock by counting clock signals output by prescaler W.

The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available.

3. Count initialization

When bits TMA3 and TMA2 are both set to 1, PSW and TCA are initialized (cleared to 0 and stopped). From this initialized state, if bit TMA3 is left set to 1 and bit TMA2 is cleared to 0, timer A begins counting from 0 in time base mode.

From the initialized state, if bit TMA3 is cleared to 0, timer A begins counting from 0 in interval timer mode. (Bit TMA2 can be either set or cleared.) However, since prescaler S (PSS) has not been initialized, the time between clearing bit TMA3 to 0 and the first count will vary.

8.3 Timer B

8.3.1 Overview

Timer B is an 8-bit up-counter that increments each time a clock pulse is input. This timer has two operation modes, interval and auto reload.

1. Features

Features of timer B are given below.

- Choice of seven internal clock sources $(\phi/8192, \phi/2048, \phi/512, \phi/256, \phi/128, \phi/32, \phi/8)$ or an external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- 2. Block diagram

Figure 8-3 shows a block diagram of timer B.

Figure 8-3 Block Diagram of Timer B

3. Pin configuration

Table 8-3 shows the timer B pin configuration.

Table 8-3 Pin Configuration

4. Register configuration

Table 8-4 shows the register configuration of timer B.

Table 8-4 Timer B Registers

8.3.2 Register Descriptions

1. Timer mode register B (TMB)

TMB is an 8-bit read/write register for selecting the auto-reload function and input clock.

Upon reset, TMB is initialized to H'78.

Bit 7: Auto-reload function select (TMB7)

Bit 7 selects the auto-reload function of timer B.

Bits 6 to 3: Reserved bits

Bits 6 to 3 are reserved; they always read 1, and cannot be modified.

Bits 2 to 0: Clock select (TMB2 to TMB0)

Bits 2 to 0 select the clock input to TCB. For external clock counting, either the rising or falling edge can be selected.

Note: * The edge of the external event signal is selected by bit IEG0 in the IRQ edge select register (IEGR). For details see 3.2.3 (2), IRQ edge select register (IEGR).

2. Timer counter B (TCB)

TCB is an 8-bit read-only up-counter, which is incremented by internal or external clock input. The clock source for input to this counter is selected by bits TMB2 to TMB0 in timer mode register B (TMB). The TCB value can be read by the CPU at any time.

When TCB overflows from H'FF to H'00 or to the value set in TLB, the IRRTB bit in interrupt request register 2 (IRR2) is set to 1.

TCB is allocated to the same address as timer load register B (TLB).

Upon reset, TCB is initialized to H'00.

3. Timer load register B (TLB)

TLB is an 8-bit write-only register for setting the reload value of timer counter B (TCB).

When a reload value is set in TLB, the same value is loaded into timer counter B (TCB) as well, and TCB starts counting up from that value. When TCB overflows during operation in autoreload mode, the TLB value is loaded in TCB. Accordingly, overflow periods can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLB as to TCB.

Upon reset, TLB is initialized to H'00.

8.3.3 Timer Operation

Timer B is an 8-bit multifunction timer. It can be used as an interval timer, an auto-reload timer, or an event counter. (Event counting requires an input pin setting.)

1. Timer B operation modes

Timer B is an 8-bit up-counter which is incremented each time a clock pulse is input. The two operation modes, interval and auto-reload, are explained below.

• Interval timer operation

When bit TMB7 in timer mode register B (TMB) is cleared to 0, timer B functions as an 8-bit interval timer.

Upon reset, TCB is cleared to H'00 and bit TMB7 is cleared to 0, so up-counting and interval timing resume immediately after the reset. The clock input to timer B is selected from seven internal clock signals output by prescaler S, or an external clock input at pin $P1_0/\overline{RQ_0}$. The selection is made by bits TMB2 to TMB0 of TMB.

After the count value in TCB reaches H'FF, the next clock signal input causes timer B to overflow, setting bit IRRTB to 1 in interrupt request register 2 (IRR2). If IENTB = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.*

At overflow, TCB returns to H'00 and starts counting up again.

During interval timer operation (TMB7 = 0), when a value is set in timer load register B (TLB), the same value is set in TCB.

Note: * For details on interrupts, see 3.2.2, Interrupts.

• Auto-reload timer operation

Setting bit TMB7 in TMB to 1 causes timer B to function as an 8-bit auto-reload timer. When a reload value is set in TLB, the same value is loaded into TCB, becoming the value from which TCB starts its count.

After the count value in TCB reaches H'FF, the next clock signal input causes timer B to overflow. The TLB value is then loaded into TCB, and the count continues from that value. The overflow period can be set within a range from 1 to 256 input clocks, depending on the TLB value.

The clock sources and interrupts in auto-reload mode are the same as for interval mode.

In auto-reload mode (bit $TMB7 = 1$), setting a new TLB value also initializes TCB.

2. Operation on external clock

Timer B can operate on an external clock input as an event signal at pin $P1_0/\overline{RQ_0}$. External clock operation is selected by setting bits TMB2 to TMB0 in timer mode register B to all 1's (111). TCB can count either rising or falling edges of the input at pin $P1_0/\overline{IRQ_0}$.

When timer B is used to count external event input, bit IROC0 in port mode register 1 (PMR1) should be set to 1, and bit IEN0 in interrupt enable register 1 (IENR1) should be cleared to 0 to disable $IRQ₀$ interrupt requests.

8.4 Timer C

8.4.1 Overview

Timer C is an 8-bit up/down counter that increments or decrements each time a clock pulse is input. This timer has two operation modes, interval and auto reload.

1. Features

Features of timer C are given below.

- Choice of seven internal clock sources (φ/8192, φ/2048, φ/512, φ/256, φ/128, φ/32, φ/8) or an external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- Can be switched between up- and down-counting by software or hardware control.
- 2. Block diagram

Figure 8-4 shows a block diagram of timer C.

3. Pin configuration

Table 8-5 shows the timer C pin configuration.

Table 8-5 Pin Configuration

4. Register configuration

Table 8-6 shows the register configuration of timer C.

Table 8-6 Timer C Registers

8.4.2 Register Descriptions

1. Timer mode register C (TMC)

TMC is an 8-bit read/write register for selecting the auto-reload function, counting direction, and input clock.

Upon reset, TMC is initialized to H'18.

Bit 7: Auto-reload function select (TMC7)

Bit 7 selects the auto-reload function of timer C.

Bit 6: Counter up/down control 1 (TMC6)

This bit selects whether the counting direction of timer counter C (TCC) is controlled by hardware using pin P9⁷ /UD, or by software using bit TMC5.

Bit 5: Counter up/down control 2 (TMC5)

This bit selects whether TCC is an up-counter or down-counter. The setting of this bit is valid when bit $TMC6 = 0$.

Bits TMC6 and TMC5 operate as follows.

Note: * Don't care.

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they always read 1, and cannot be modified.

Bits 2 to 0: Clock select (TMC2 to TMC0)

Bits 2 to 0 select the clock input to TCC. For external clock counting, either the rising or falling edge can be selected.

Note: $*$ The edge of the external clock is selected by bit IEG1 in the IRQ edge select register (IEGR). For details see 3.2.3 2, IRQ edge select register (IEGR).

2. Timer counter C (TCC)

TCC is an 8-bit read-only up-/down-counter, which is incremented or decremented by internal or external clock input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in timer mode register C (TMC). The TCC value can be read by the CPU at any time.

When TCC overflows (from H'FF to H'00 or to the value set in TLC) or underflows (from H'00 to H'FF or to the value set in TLC), the IRRTC bit in interrupt request register 2 (IRR2) is set to 1.

TCC is allocated to the same address as timer load register C (TLC).

Upon reset, TCC is initialized to H'00.

3. Timer load register C (TLC)

TLC is an 8-bit write-only register for setting the reload value of TCC. When a reload value is set in TLC, the same value is loaded into timer counter C (TCC) as well, and TCC starts counting up or down from that value. When TCC overflows or underflows during operation in auto-reload mode, the TLC value is loaded in TCC. Accordingly, overflow and underflow periods can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

8.4.3 Timer Operation

Timer C is an 8-bit multifunction timer. It can be used as an interval timer, an auto-reload timer, or an event counter. (Event counting requires an input pin setting.)

1. Timer C operation modes

Timer C is an 8-bit up-/down-counter which is incremented or decremented each time a clock pulse is input. The two operation modes, interval and auto-reload, are explained below.

• Interval timer operation

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an 8-bit interval timer.

Upon reset, timer counter C (TCC) is initialized to H'00 and TMC to H'18, so up-counting and interval timing resume immediately after the reset. The clock input to timer C is selected from seven internal clock signals output by prescaler S, or an external clock input at pin $P1_1/\overline{IRQ_1}$. The selection is made by bits TMC2 to TMC0 in TMC.

Either software or hardware can control whether TCC counts up or down. The selection is made by TMC bits TMC6 and TMC5.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow (underflow), setting bit IRRTC to 1 in interrupt request register 2 (IRR2). If bit IENTC = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.*

At overflow or underflow, TCC returns to H'00 or H'FF and starts counting up or down again.

During interval timer operation (TMC7 = 0), when a value is set in timer load register C (TLC), the same value is set in TCC.

Note: * For details on interrupts, see 3.2.2, Interrupts.

• Auto-reload timer operation

Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer. When a reload value is set in TLC, the same value is loaded into TCC, becoming the value from which TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow (or underflow). The TLC value is then loaded into TCC, and the count continues from that value. The overflow (underflow) period can be set within a range from 1 to 256 input clocks, depending on the TLC value.

The clock sources, up/down control, and interrupts in auto-reload mode are the same as for interval mode.

In auto-reload mode (bit $TMC7 = 1$), setting a new TLC value also initializes TCC.

2. Operation on external clock

Timer C can operate on an external clock input as an event signal at pin $P1_1/\overline{RQ_1}$. External clock operation is selected by setting bits TMC2 to TMC0 in timer mode register C to all 1's (111). TCC can count either rising or falling edges of the input at pin $P1_1/\overline{IRQ_1}$.

When timer C is used to count external event input, bit IRQC1 in port mode register 1 (PMR1) should be set to 1, and bit IEN1 in interrupt enable register 1 (IENR1) should be cleared to 0 to disable $IRQ₁$ interrupt requests.

3. TCC up/down control by hardware

The counting direction of timer C can be controlled by input at pin $P9₇/UD$. When bit TMC6 in TMC is set to 1, high-level input at the UD pin selects down-counting, while low-level input selects up-counting.

When using input at pin UD for this control function, set the UP/DOWN bit in port mode register 2 (PMR2) to 1.

8.5 Timer D

8.5.1 Overview

Timer D is an 8-bit event counter, which is incremented by input of an external event signal. Either rising or falling edges of the external event signal can be counted.

1. Features

Features of timer D are given below.

- Choice of rising or falling edge for external event counting.
- An interrupt is requested when the counter overflows.
- 2. Block diagram

Figure 8-5 shows a block diagram of timer D.

Figure 8-5 Block Diagram of Timer D

3. Pin configuration

Table 8-7 shows the timer D pin configuration.

Table 8-7 Pin Configuration

4. Register configuration

Table 8-8 shows the register configuration of timer D.

Table 8-8 Timer D Registers

Note: * Writing to bit 7 of TMD is possible only when writing 1 to clear the counter.

8.5.2 Register Descriptions

1. Timer mode register D (TMD)

TMD is an 8-bit read/write register for clearing timer counter D (TCD), and for selecting whether input at the external event pin is sensed at the rising or falling edge.

Bit 7: Counter clear (CLR)

Bit 7 initializes TCD to H'00.

Bits 6 to 1: Reserved bits

Bits 6 to 1 are reserved; they always read 1, and cannot be modified.

Bit 0: Edge select (EDG)

Bit 0 selects the rising or falling edge of input at external event pin $P1_6/\overline{\text{EVENT}}$.

2. Timer counter D (TCD)

TCD is an 8-bit read-only up-counter, which is incremented by external clock input at pin $P1_6$ /EVENT. The input clock edge is selected by the EDG bit in timer mode register D (TMD). The TCD value can be read by the CPU at any time.

When TCD overflows from H'FF to H'00, the IRRTD bit in interrupt request register 2 (IRR2) is set to 1.

Upon reset, TCD is initialized to H'00.

8.5.3 Timer Operation

1. Operation on external clock

Timer D operates on an external clock input at pin $P1_6/\overline{\text{EVENT}}$, used as an event input pin. The rising or falling edge of this input is selected by the EDG bit in timer mode register D (TMD).

After the count value in TCD reaches H'FF, the next clock signal input causes timer D to overflow, setting bit IRRTD in interrupt request register 2 (IRR2) to 1. If bit IENTD = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.*

At overflow, TCD returns to H'00 and starts counting up again.

TCD can be cleared by setting the CLR bit to 1 in TMD.

To use external event input, the EVENT bit in port mode register 1 (PMR1) must be set to 1.

Note: * For details on interrupts, see 3.2.2, Interrupts.

8.6 Timer E

8.6.1 Overview

Timer E is an 8-bit up-counter that increments each time a clock pulse is input. This timer has two operation modes, interval and auto reload. In addition, it can output a square wave with a 50% duty cycle, using overflow signals or signals from prescaler S.

1. Features

Features of timer E are given below.

- Choice of eight internal clock sources (ϕ /8192, ϕ /4096, ϕ /2048, ϕ /512, ϕ /256, ϕ /128, ϕ /32, φ/8).
- An interrupt is requested when the counter overflows.
- Prescaler signals can provide a fixed-frequency output with a 50% duty cycle.

When $\phi = 4$ MHz, output is 1.95 kHz or 3.9 kHz. When $\phi = 2$ MHz, output is 0.98 kHz or 1.95 kHz.

• Overflow signals can produce square wave output of any frequency with a 50% duty cycle.

2. Block diagram

Figure 8-6 shows a block diagram of timer E.

Figure 8-6 Block Diagram of Timer E

3. Pin configuration

Table 8-9 shows the timer E pin configuration.

Table 8-9 Pin Configuration

4. Register configuration

Table 8-10 shows the register configuration of timer E.

8.6.2 Register Descriptions

1. Timer mode register E (TME)

TME is an 8-bit read/write register for selecting the auto-reload function and input clock.

Upon reset, TME is initialized to H'78.

Bit 7: Auto-reload function select (TME7)

Bit 7 selects the auto-reload function of timer E.

Bits 6 to 3: Reserved bits

Bits 6 to 3 are reserved; they always read 1, and cannot be modified.

Bits 2 to 0: Clock select (TME2 to TME0)

Bits 2 to 0 select the clock input to TCE.

2. Timer counter E (TCE)

TCE is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TME2 to TME0 in timer mode register E (TME). The TCE value can be read by the CPU at any time.

When TCE overflows from H'FF to H'00 or to the value set in TLE, the IRRTE bit in interrupt request register 2 (IRR2) is set to 1.

TCE is allocated to the same address as timer load register E (TLE).

Upon reset, TCE is initialized to H'00.

3. Timer load register E (TLE)

TLE is an 8-bit write-only register for setting the reload value of TCE.

When a reload value is set in TLE, the same value is loaded into timer counter E (TCE) as well, and TCE starts counting up from that value. When TCE overflows during operation in auto-reload mode, the TLE value is loaded in TCE. Accordingly, the overflow period can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLE as to TCE.

Upon reset, TLE is initialized to H'00.

4. Port mode register 4 (PMR4)

PMR4 is an 8-bit read/write register, for switching functions of pin $P1_5/\overline{RQ_5}/\text{TMOE}$ and for controlling waveform output from pin TMOE.

Upon reset, PMR4 is initialized to H'0F.

Bit 7: Timer E output select (TEO)

Bit 6: Timer E output on/off (TEO ON)

Bit 5: Fixed frequency select (FREQ)

Bit 4: Variable frequency select (VRFR)

P1₅/IRQ₅/TMOE pin functions are switched as follows, by means of bits 7 to 4 of PMR4 and bit IRQC5 of port mode register 1 (PMR1).

Note: * Don't care.

Bits 3 to 0: Reserved bits

Bits 3 to 0 are reserved; they always read 1, and cannot be modified.

8.6.3 Timer Operation

Timer E is an 8-bit up-counter that is incremented each time a clock pulse is input. It functions as an interval or auto-reload timer. It can also output a square wave having a 50% duty cycle. Each of these operation modes is explained below.

1. Interval timer operation

When bit TME7 in timer mode register E (TME) is cleared to 0, timer E functions as an 8-bit interval timer.

Upon reset, timer counter $E(TCE)$ is reset to H'00 and bit TME7 is cleared to 0, so upcounting and interval timing resume immediately after the reset. The clock input to timer E is selected from eight internal clock signals output by prescaler S. The selection is made by bits TME2 to TME0 in TME.

After the count value in TCE reaches H'FF, the next clock signal input causes timer E to overflow, setting bit IRRTE to 1 in interrupt request register 2 (IRR2). If bit IENTE = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.*

At overflow, TCE returns to H'00, and starts counting up again.

During interval timer operation (TME7 = 0), when a value is set in timer load register E (TLE), the same value is set in TCE.

Note: * For details on interrupts, see 3.2.2, Interrupts.

2. Auto-reload timer operation

Setting bit TME7 in TME to 1 causes timer E to function as an 8-bit auto-reload timer. When a reload value is set in TLE, the same value is loaded into TCE, becoming the value from which TCE starts its count.

After the count value in TCE reaches H'FF, the next clock signal input causes timer E to overflow. The TLE value is then loaded into TCE, and the count continues from that value. The overflow period can be set within a range from 1 to 256 input clocks, depending on the TLE value.

The clock sources and interrupts in auto-reload mode are the same as for interval mode.

In auto-reload mode (bit $\text{TME7} = 1$), setting a new TLE value also initializes TCE.

3. Square wave output

A 50% duty square wave can be output at pin $P1₅/IRQ₅/TMOE$ if this function is selected in port mode register 4 (PMR4) and bit IRQC5 in port mode register 1 (PMR1). When bit $VRFR = 0$ in PMR4, the square wave has a fixed frequency designated in the FREQ bit. For the frequencies that can be output, see 8.6.2 (4), Port mode register 4 (PMR4).

When bit VRFR = 1, timer E overflow generates a toggle output alternating between low and high level (see figure 8-7). The overflow period is selected in timer load register E (TLE), with timer E operating in auto-reload mode (bit $\text{TME7} = 1$). The operating clock can be selected by means of bits TME2 to TME0. These settings can give a waveform output of any desired frequency within the range shown in table 8-11.

Figure 8-7 Square Wave Output Generated by Timer E Overflow

	Output Waveform ($\phi = 2$ MHz)			
	1 Count (TLE = H'FF) \times 2		256 Counts (TLE = $H'00 \times 2$	
Internal Clock	Count Time	Output Frequency	Count Time	Output Frequency
ϕ /8 (250 kHz)	$8 \mu s$	125 kz	2024 µs	488.3 Hz
ϕ /32 (62.5 kHz)	$32 \mu s$	31.25 kHz	8192 us	122.1 Hz
ϕ /128 (15.62 kHz)	$128 \mu s$	7.8125 kHz	32.768 ms	30.5 Hz
ϕ /256 (7.8125 kHz)	$256 \mu s$	3.9063 kHz	65.536 ms	15.3 Hz
ϕ /512 (3.9062 kHz)	$512 \mu s$	1.9531 kHz	131.072 ms	7.63 Hz
ϕ /2048 (976.5 Hz)	2.048 ms	488.3 Hz	524.288 ms	1.91 Hz
ϕ /4096 (488.2 Hz)	4.096 ms	244.1 Hz	1048,576 ms	0.95 Hz
ϕ /8192 (244.1 Hz)	8.192 ms	122.1 Hz	2097.152 ms	0.477 Hz

Table 8-11 Frequencies of Output Waveforms Generated by Timer E Overflow

Output Waveform (φ **= 4 MHz)**

8.7 Interrupts

Timer A to E interrupts are requested when a timer overflows or underflows. Each timer is assigned its own vector address. The priority of interrupts is in the order of timer A (high) to timer E (low). Further details are given in 3.2.2, Interrupts, table 3-2, Interrupt Sources.

When timers A to E overflow, the corresponding bit IRRTA to IRRTE in interrupt request register 2 (IRR2) is set to 1. These interrupt flags are not cleared even if the interrupt is accepted. They must be cleared to 0 by software in the interrupt handler routine.

Interrupts may be enabled or disabled independently for each timer by means of bits IENTA to IENTE in interrupt enable register 2 (IENR2).

For further details see 3.2.3, Interrupt Control Registers.

8.8 Application Notes

Even when the EVENT bit in port mode register 1 (PMR1) designates the $P1₆$ usage of pin $P1_6$ /EVENT, reading the P1₆ pin may cause timer D to increment. When using timer D, be sure to clear timer counter D (TCD) by means of the CLR bit in timer mode register D (TMD).
Section 9 14-Bit PWM

9.1 Overview

The H8/3714 Series is provided with a 14-bit PWM (pulse width modulator) on-chip, which can be used as a D/A converter by connecting a low-pass filter.

9.1.1 Features

Features of the 14-bit PWM are as follows.

- Choice of two conversion periods A conversion period of 32768/ ϕ , with a minimum modulation width of 2/ ϕ (PWCR0 = 1), or a conversion period of 16384/ ϕ , with a minimum modulation width of 1/ ϕ (PWCR0 = 0), can be chosen.
- Pulse division method for less ripple

9.1.2 Block Diagram

Figure 9-1 shows a block diagram of the 14-bit PWM.

Figure 9-1 Block Diagram of 14-Bit PWM

9.1.3 Pin Configuration

Table 9-1 shows the output pin assigned to the 14-bit PWM.

Table 9-1 Pin Configuration

9.1.4 Register Configuration

Table 9-2 shows the register configuration of the 14-bit PWM.

Table 9-2 Register Configuration

9.2 Register Descriptions

9.2.1 PWM Control Register (PWCR)

PWCR is an 8-bit write-only register for input clock selection.

Upon reset, PWCR is initialized to H'FE.

Bits 7 to 1: Reserved bits

Bits 7 to 1 are reserved; they always read 1, and cannot be modified.

Bit 0: Clock select (PWCR0)

Bit 0 selects the clock supplied to the 14-bit PWM. This bit is a write-only bit; it always reads 1.

Notation:

tφ: Period of PWM input clock

9.2.2 PWM Data Registers U and L (PWDRU, PWDRL)

PWDRU and PWDRL form a 14-bit write-only register, with the upper 6 bits assigned to PWDRU and the lower 8 bits to PWDRL. The value written to PWDRU and PWDRL gives the total highlevel width of one PWM waveform cycle.

When 14-bit data is written to PWDRU and PWDRL, the register contents are latched in the PWM waveform generator, updating the PWM waveform generation data. The 14-bit data should always be written in the following sequence, first to PWDRL and then to PWDRU.

- 1. Write the lower 8 bits to PWDRL.
- 2. Write the upper 6 bits to PWDRU.

PWDRU and PWDRL are write-only registers. If they are read, all bits read 1.

Upon reset, PWDRU and PWDRL are initialized to H'C000.

9.3 Operation

When using the 14-bit PWM, set the registers in the following sequence.

- 1. Set bit PWM in port mode register 2 (PMR2) to 1 so that pin $P9_0/PWM$ is designated for PWM output.
- 2. Set bit PWCR0 in the PWM control register (PWCR) to select a conversion period of either $32768/\phi$ (PWCR0 = 1) or $16384/\phi$ (PWCR0 = 0).
- 3. Set the output waveform data in PWM data registers U and L (PWDRU/L). Be sure to write in the correct sequence, first PWDRL then PWDRU. When data is written to PWDRU, the data in these registers will be latched in the PWM waveform generator, updating PWM waveform generation in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 9-2. The total of the highlevel pulse widths during this period (T_H) corresponds to the data in PWDRU and PWDRL. This relation can be represented as follows.

 $T_H = (data value in PWDRU and PWDRL + 64) \times t\phi/2$

where t ϕ is the PWM input clock period, either 2/ ϕ (bit PWCR0 = 0) or 4/ ϕ (bit PWCR0 = 1).

If the data value in PWDRU and PWDRL is between H'3FC0 and H'3FFF, the PWM output level will be high.

When the data value is H'0000, $T_H = 64 \times \frac{\text{t}}{2} = 32 \text{ t}.$

Example: Settings in order to obtain a conversion period of 8,192 μ s:

When bit PWCR0 = 0, the conversion period is $16384/\phi$, so ϕ must be 2 MHz. In this case t_{fn} = 128 µs, with $1/\phi$ (resolution) = 0.5 µs.

When bit PWCR0 = 1, the conversion period is $32768/\phi$, so ϕ must be 4 MHz. In this case $t_{fn} = 128 \text{ }\mu\text{s}$, with $2/\phi$ (resolution) = 0.5 μs .

Accordingly, for a conversion period of 8,192 μ s, the system clock frequency (ϕ) must be 2 MHz or 4 MHz.

Figure 9-2 PWM Output Waveform

Section 10 SCI1

10.1 Overview

Serial communication interface 1 (SCI1) performs synchronous serial transfer of 8-bit or 16-bit data.

10.1.1 Features

SCI1 features are as follows.

- Choice of 8-bit or 16-bit data transfer
- Choice of eight internal clock sources $(\phi/1024, \phi/256, \phi/64, \phi/32, \phi/16, \phi/8, \phi/4, \phi/2)$ or an external clock
- Interrupts requested at completion of transfer or when error occurs

10.1.2 Block Diagram

Figure 10-1 shows a block diagram of SCI1.

10.1.3 Pin Configuration

Table 10-1 shows the SCI1 pin configuration.

Table 10-1 Pin Configuration

10.1.4 Register Configuration

Table 10-2 shows the SCI1 register configuration.

Table 10-2 SCI1 Registers

10.2 Register Descriptions

10.2.1 Serial Mode Register 1 (SMR1)

SMR1 is an 8-bit write-only register, for selecting the operation mode and the prescaler divider ratio. Another function is to initialize the internal state of the serial interface, which happens at each write access to SMR1.

When SMR1 is written to, serial clock supply to serial data registers U1 and L1 (SDRU1, SDRL1) and to the octal/hexadecimal counter is stopped, and the octal/hexadecimal counter is reset to H'00. Accordingly, writing to the serial mode register while the serial interface is operating will abort data transmission or reception, and the serial communication interface 1 interrupt request flag (IRRS1) will be set.

Upon reset, SMR1 is initialized to H'80.

Bit 7: Reserved bit

Bit 7 is reserved; it always reads 1, and cannot be modified.

Bits 6 to 4: Operation mode select (SMR16 to SMR14)

Bits 6 to 4 select the SCI1 operation mode.

Bits 3 to 0: Clock select (SMR13 to SMR10)

Bits 3 to 0 select the clock supplied to SCI1.

10.2.2 Serial Data Register U1 (SDRU1)

SDRU1 is an 8-bit read/write register. It is used as the data register for the upper 8 bits in 16-bit transfer (SDRL1 is used for the lower 8 bits).

Data written to SDRU1 is output to SDRL1 starting from the least significant bit (LSB), in synchronization with the falling edge of the serial clock. This data is than replaced by LSB-first data input at pin SI1, synchronized with the rising edge of the serial clock. In this way data is shifted in the direction from the most significant bit (MSB) toward the LSB.

SDRU1 must be written or read only after data transmission or reception is complete. If this register is read or written while a data transfer is in progress, the data contents are not guaranteed.

The SDRU1 value upon reset is not fixed.

10.2.3 Serial Data Register L1 (SDRL1)

Bit								
								SDRL17 SDRL16 SDRL15 SDRL14 SDRL13 SDRL12 SDRL11 SDRL10
Initial value	*	*	*	*	*			∗
Read/Write	R/W							
.								

Note: * Not fixed

SDRL1 is an 8-bit read/write register. It is used as the data register in 8-bit transfer, and as the data register for the lower 8 bits in 16-bit transfer (SDRU1 is used for the upper 8 bits).

In 8-bit transfer, data written to SDRL1 is output from pin SO1 starting from the least significant bit (LSB), in synchronization with the falling edge of the serial clock. This data is then replaced by LSB-first data input at pin SI1, synchronized with the rising edge of the serial clock. In this way data is shifted in the direction from the most significant bit (MSB) toward the LSB.

In 16-bit transfer, operation is the same as for 8-bit transfer, except that input data is fed in via SDRU1.

SDRL1 must be written or read only after data transmission or reception is complete. If this register is read or written while a data transfer is in progress, the data contents are not guaranteed.

The SDRL1 value upon reset is not fixed.

10.2.4 Serial Port Register 1 (SPR1)

Note: * Not fixed

SPR1 is an 8-bit read/write register, bit 7 of which is connected to the last output stage of SDRL1.

Bit 7: Extended data bit (SO1 LAST BIT)

Bit 7 holds the last bit of transmitted data after transmission ends.

Output from pin SO1 can be altered by software by modifying this bit either before or after transmission.

If this bit is written during data transmission, the data contents are not guaranteed.

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved: they always read 1, and cannot be modified.

10.2.5 Port Mode Register 2 (PMR2)

PMR2 is an 8-bit read/write register, for switching the port 9 pin functions. Bits 3 to 1, in combination with SMR1, set the SCI1 operation mode.

Upon reset, PMR2 is initialized to H'00.

Bits 3 to 1 are explained here. For bits 7 to 4 and bit 0, see 7.10.2 (1), Port Mode Register 2 (PMR2).

Bit 3: Pin $P9_3/SO_1$ function switch (SO1)

Bit 3 selects whether pin $P9_3/SO_1$ functions as a $P9_3$ input/output pin or as the SO_1 output pin.

Bit 2: Pin $P9_2/SI_1$ function switch $(SI1)$

Bit 2 selects whether pin $P9_2/SI_1$ functions as a $P9_2$ input/output pin or as the SI_1 output pin.

Bit 1: Pin $P9_1/SCK_1$ function switch $(SCK1)$

Bit 1 selects whether pin $P9_1/SCK_1$ functions as a $P9_1$ input/output pin or as the SCK_1 input/output pin.

Bit 1

10.2.6 Port Mode Register 3 (PMR3)

PMR3 is an 8-bit read/write register, for enabling the PMOS transistors of SCI1 and SCI2 data output pins (pins SO_1 and SO_2), and for controlling SCI2 chip select output (pin SI_2/\overline{CS}).

Upon reset, PMR3 is initialized to H'97.

Bit 3 is explained here. For bits 6 and 5, see 11.2.5, Port Mode Register 3 (PMR3).

Bit 3: Pin SO₁ PMOS on/off (SO1PMOS)

Bit 3 enables or disables the PMOS buffer transistor of pin $P9_3/SO_1$.

10.3 Operation

10.3.1 Overview

SCI1 sends and receives data in synchronization with clock pulses.

SCI1 operation modes are set by bits 6 to 4 of serial mode register 1 (SMR1) and bits 3 to 1 of port mode register 2 (PMR2) in combination, as shown in table 10-3.

Table 10-3 SCI1 Operation Mode Setting

Note: * Don't care.

SCI1 consists of SMR1, serial data register U1 (SDRU1), serial data register L1 (SDRL1), serial port register 1 (SPR1), an octal/hexadecimal counter, and a multiplexer. (See figure 10-1.)

Pin $SCK₁$ and the serial clock are controlled by writing data to SMR1.

SDRU1 and SDRL1 are used to write transmit data and to hold received data; these registers can be written and read by software. Data in these registers is shifted in synchronization with the serial clock, for input and output at pins SI_1 and SO_1 .

SCI1 operation starts with a dummy read of SMR1. The octal/hexadecimal counter is cleared to H'0 by this dummy read, and starts counting anew from the falling edge of the serial clock (pin $SCK₁$), being incremented by 1 at each rising edge of the serial clock. If 8 or 16 serial clock cycles are input and the counter overflows, or if data transmission or reception is aborted, the octal/hexadecimal counter is cleared to H'0. At the same time bit IRRS1 in interrupt request register 3 (IRR3) is set to 1.

For more details on interrupts, see 3.2.2, Interrupts.

10.3.2 Data Transfer Format

Figure 10-2 shows the synchronous data transfer format. Data can be sent and received in lengths of 8 bits or 16 bits. Data is sent and received starting from the least significant bit, in LSB-first format. Transmit data is output from one falling edge of the serial clock until the next falling edge. Receive data is latched at the rising edge of the serial clock.

Figure 10-2 Synchronous Data Transfer Format

10.3.3 Clock

Eight internal clock sources or an external clock may be selected as the serial clock. When an internal clock is used, pin $SCK₁$ is the clock output pin.

10.3.4 Data Transmit/Receive

1. Initializing SCI1

Before data is sent or received, first SCI1 must be initialized by software. This is done by writing the desired transfer conditions in serial mode register 1 (SMR1).

2. Transmitting

A transmit operation is carried out as follows.

• Set bit SO1 in port mode register 2 (PMR2) to 1, making pin $P9_3/SO_1$ the SO₁ output pin. Also set bit SCK1 in PMR2 to 1, making pin $P9₁/SCK₁$ the SCK₁ I/O pin. If necessary, set the SO1PMOS bit in PMR3 for NMOS open-drain output at pin SO_1 .

- Set bit SMR16 in SMR1 to 1 or 0, and set bits SMR15 and SMR14 to a value other than 00, designating 8- or 16-bit transfer mode. Select the serial clock with bits SMR13 to SMR10. Writing data to SMR1 initializes the internal state of SCI1.
- Write transmit data in serial data register L1 (SDRL1) and serial data register U1 (SDRU1), as follows. 8-bit transfer mode: SDRL1 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
- Execute a dummy read of SMR1. SCI1 starts operating, and outputs the transmit data at pin SO_1 .
- After data transmission is complete, bit IRRS1 in interrupt request register 3 (IRR3) is set to 1.

When an internal clock source is used, a serial clock is output from pin $SCK₁$ in synchronization with the transmit data. After data transmission is complete, the serial clock is not output until the next dummy read of SMR1. During this time, pin $SO₁$ continues to output the value of the last bit transmitted.

When an external clock source is used, data is transmitted in synchronization with the serial clock input at pin $SCK₁$. After data transmission is complete, if the serial clock continues to be input, transmission resumes.

Between transmissions, the output value of pin SO_1 can be changed by rewriting bit 7 (SO1 LAST BIT) in serial port register 1 (SPR1).

Executing a dummy read of SMR1 during transmission will cause a transmit error, setting bit IRRS1 in IRR3 to 1.

3. Receiving

A receive operation is carried out as follows.

- Set bit SI1 in port mode register 2 (PMR2) to 1, making pin $P9_2/SI_1$ the SI_1 input pin. Also set bit SCK1 in PMR2 to 1, making pin $P9_1/SCK_1$ the SCK_1 I/O pin.
- Set bit SMR16 in serial mode register 1 (SMR1) to 1 or 0, and set bits SMR15 and SMR14 to a value other than 00, designating 8- or 16-bit transfer mode. Select the serial clock with bits SMR13 to SMR10. Writing data to SMR1 initializes the internal state of SCI1.
- Execute a dummy read of SMR1. SCI1 starts operating, and receive data is input at pin $SI₁$.
- After data reception is complete, bit IRRS1 in interrupt request register 3 (IRR3) is set to 1.
- Read the received data from SDRL1 and SDRU1, as follows. 8-bit transfer mode: SDRL1 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1

When an internal clock source is used, a dummy read of SMR1 immediately starts a data receive operation. The serial clock is output from pin $SCK₁$.

When an external clock source is used, after the dummy read of SMR1, data is received in synchronization with the serial clock input at pin $SCK₁$. After data reception is complete, if the serial clock continues to be input, reception resumes.

Executing a dummy read of SMR1 during reception will cause a receive error, setting bit IRRS1 in IRR3 to 1.

4. Simultaneous transmit/receive

A simultaneous transmit/receive operation is carried out as follows.

- Set bits SO1, SI1, and SCK1 in PMR2 to 1, designating the $SO₁$ output pin, $SI₁$ pin, and $SCK₁$ pin functions. If necessary, set the SO1PMOS bit in PMR3 for NMOS open-drain output at pin SO_1 .
- Set bit SMR16 in SMR1 to 1 or 0, and set bits SMR15 and SMR14 to a value other than 00, designating 8- or 16-bit transfer mode. Select the serial clock with bits SMR13 to SMR10. Writing data to SMR1 initializes the internal state of SCI1.
- Write transmit data in SDRL1 and SDRU1, as follows. 8-bit transfer mode: SDRL1 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
- Execute a dummy read of SMR1. SCI1 starts operating: transmit data is output at pin SO_1 , and receive data is input at pin $SI₁$.
- After data transmission and reception are complete, bit IRRS1 in IRR3 is set to 1.
- Read the received data from SDRL1 and SDRU1. 8-bit transfer mode: SDRL1 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1

In simultaneous data transmit/receive, the transmit operation and receive operation described in 10.3.4 sections 2 and 3 take place at the same time. See those sections for further details.

During a transmit/receive operation, a dummy read of SMR1 will result in a transmit/receive error, setting bit IRRS1 in IRR3 to 1.

10.3.5 SCI1 State Transitions

SCI1 has three internal states, as shown in figure 10-3.

In the serial start pending state, the internal state of the serial communication interface is initialized. In this state, the serial communication interface does not operate even if a serial clock signal is input. Executing a dummy read of SMR1 changes this state to the serial clock pending state.

In the serial clock pending state, when a serial clock signal is input the octal/hexadecimal counter starts counting up and the serial data register starts shifting, entering the transfer state. If continuous clock output mode has been selected, however, SCI1 outputs the clock signal continuously and does not enter the transfer state.

In the transfer state, when 8 or 16 transfer clock cycles are input, or if an SMR1 dummy read is executed, the octal/hexadecimal counter is reset to H'0, and SCI1 enters the serial clock pending state. Writing to SMR1 in the transfer state will reset the octal/hexadecimal counter to H'0 and change to the serial start pending state. In transitions from the transfer state to another state, the resetting of the octal/hexadecimal counter to H'0 sets bit IRRS1 in IRR3 to 1.

If an internal clock source is selected, a dummy read of SMR1 starts output of the serial clock, which stops after 8 or 16 clock output cycles.

After writing to SMR1 in the serial clock pending state or transfer state, it is necessary to write to SMR1 again in order to initialize the initial state of the serial communication interface. Writing to SMR1 changes the state to the serial start pending state.

Figure 10-3 SCI1 State Transitions

10.3.6 Serial Clock Error Detection

In the transfer state, if an extraneous pulse is superimposed on the normal serial clock signal due to external noise, SCI1 may function incorrectly. Serial clock errors can be detected by means of the procedure shown in figure 10-4.

In the transfer clock pending state, if more than the normal 8 or 16 serial clock cycles are mistakenly input, SCI1 changes from the transfer state to the transfer clock pending state and then back to the transfer state. After bit IRRS1 in interrupt request register 3 (IRR3) is cleared to 0, writing a value in serial mode register 1 (SMR1) changes the state to serial start pending, and bit IRRS1 is again set to 1.

Figure 10-4 Procedure for Detecting Serial Clock Errors

10.3.7 Interrupts

SCI1 can generate interrupts for completion of transfer and for transmit/receive errors. These interrupts are assigned to the same vector address.

When an SCI1 transfer is complete, or when a transmit/receive error occurs before the transfer is complete, bit IRRS1 in interrupt request register 3 (IRR3) is set to 1. SCI1 interrupt requests can be enabled or disabled in bit IENS1 of interrupt enable register 3 (IENR3).

For further details, see 3.2.2, Interrupts.

Section 11 SCI2

11.1 Overview

Serial communication interface 2 (SCI2) has a 32-byte data buffer, for synchronous serial transfer of up to 32 bytes of data in one operation.

11.1.1 Features

SCI2 features are as follows.

- Automatic transfer of up to 32 bytes of data
- Choice of internal clock sources $(\phi/8, \phi/4, \phi/2)$ or an external clock
- Interrupts requested at completion of transfer or when error occurs

11.1.2 Block Diagram

Figure 11-1 shows a block diagram of SCI2.

11.1.3 Pin Configuration

Table 11-1 shows the SCI2 pin configuration.

Table 11-1 Pin Configuration

Note: Functions of pins P9₄/SCK₂, P9₅/SI₂/CS, and P9₆/SO₂ are switched in port mode register 2 (PMR2) and port mode register 3 (PMR3). For PMR2, see 7.10.2 1, Port mode register 2 (PMR2).

11.1.4 Register Configuration

Table 11-2 shows the SCI2 register configuration.

Table 11-2 SCI2 Registers

11.2 Register Descriptions

11.2.1 Start Address Register (STAR)

STAR is an 8-bit read/write register, for designating the transfer start address in the memory area from H'FF80 to H'FF9F allocated to the 32-byte data buffer.

The 32 bytes from H'00 to H'1F designated by the lower 5 bits of STAR (bits STA4 to STA0) correspond to addresses H'FF80 to H'FF9F.

Data is sent or received continuously using the area defined in STAR and in the end address register (EDAR).

Bits 7 to 5 are reserved; they always read 1, and cannot be modified.

Upon reset, STAR is initialized to H'E0.

11.2.2 End Address Register (EDAR)

EDAR is an 8-bit read/write register, for designating the transfer end address in the memory area from H'FF80 to H'FF9F allocated to the 32-byte data buffer.

The 32 bytes from H'00 to H'1F designated by the lower 5 bits of EDAR (bits EDA4 to EDA0) correspond to addresses H'FF80 to H'FF9F.

Data is sent or received continuously using the area defined in STAR and EDAR. If the same value is designated in both STAR and EDAR, only one byte of data is transferred.

Bits 7 to 5 are reserved; they always read 1, and cannot be modified.

Upon reset, EDAR is initialized to H'E0.

11.2.3 Serial Control Register 2 (SCR2)

SCR2 is an 8-bit read/write register, for selecting whether SCI2 transmits or receives, for gap insertion during continuous transfer, and for serial clock selection.

Upon reset, SCR2 is initialized to H'E0.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved; they always read 1, and cannot be modified.

Bit 4: Transmit/receive select (I/O)

Bit 4 selects SCI2 transmit or receive mode.

Bits 3 and 2: Gap select (GAP2 to GAP1)

When data is transmitted or received continuously, gaps can be inserted at data divisions by holding the serial clock high for a length of time designated by bits 3 and 2. Bits 3 and 2 are valid when an internal clock source is selected as the serial clock (PS1 and $0 \neq 11$). Data divisions may be placed every 8 bits or 16 bits; this is selected in bit GIT in the status register (STSR).

Bits 1 and 0: Serial clock select (PS1 to PS0)

Bits 1 and 0 select one of three internal clock sources or an external clock.

Note: * Can be set, but operation is not guaranteed.

11.2.4 Status Register (STSR)

Notes: 1. Not fixed

2. Cleared to 0 by write operation to STSR.

STSR is an 8-bit register indicating the SCI2 operation state, error status, etc. Writing to this register during data transmission may cause misoperation.

Upon reset, STSR is initialized to H'E0 or H'E8.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved; they always read 1, and cannot be modified.

Bit 4: Extended data bit (SO2 LAST BIT)

Bit 4 holds the last bit of transmitted data after transmission ends.

Output from pin SO_2 can be altered by software by modifying this bit either before or after transmission.

Writing to this bit during data transmission may cause misoperation.

Bit 3: Overrun flag (OVR)

If the amount of data transferred exceeds the buffer size setting, or if an extraneous pulse is superimposed on the normal serial clock due to external noise, SCI2 overruns and bit 3 is set to 1.

Bit 2: Waiting flag (WT)

If an attempt is made to execute a read or write instruction to the 32-byte buffer during a serial data transfer, the instruction is ignored, and bit 2 is set to 1 along with bit IRRS2 in interrupt request register 3 (IRR3).

Bit 2

Bit 1: Gap interval flag (GIT)

Bit 1 designates whether the extended serial clock high-level interval designated in bits GAP2 and GAP1 in serial control register 2 (SCR2) occurs every 8 bits or every 16 bits. This setting is valid only for internal clock operation.

Bit 0: Start/busy flag (STF)

Setting bit 0 to 1 starts an SCI2 transfer operation. This bit stays at 1 during the transfer, and is cleared to 0 after the transfer is complete. It can therefore be used as a busy flag as well. Clearing this bit to 0 during a transfer aborts the transfer, initializing SCI2. The contents of the 32-byte data buffer and of registers other than STSR are unchanged when this happens.

11.2.5 Port Mode Register 3 (PMR3)

PMR3 is an 8-bit read/write register, for enabling the PMOS transistors of SCI1 and SCI2 data output pins (pin $P9_3/SO_1$ and pin $P9_6/SO_2$), and for controlling SCI2 chip select output (pin SI_2/\overline{CS}).

Upon reset, PMR3 is initialized to H'97.

For bit 3, see 10.2.6, Port Mode Register 3 (PMR3).

Bit 7: Reserved bit

Bit 7 is reserved; it always reads 1, and cannot be modified.

Bit 6: Pin SO₂ PMOS on/off (SO2PMOS)

Bit 6 enables or disables the PMOS buffer transistor of pin $P9_6/SO_2$.

Bit 5: Chip select output select (CS)

In combination with bit SI2 in port mode register 2 (PMR2), bit 5 selects the \overline{CS} output function of pin P9₅/SI₂/ \overline{CS} . The \overline{CS} output pin function is valid when an internal clock source is selected as the serial clock, and only in transmit mode.

Bits 4 and 2 to 0: Reserved bits

These bits are reserved; they always read 1, and cannot be modified.

11.3 Operation

11.3.1 Overview

SCI2 has a 32-byte data buffer, making possible continuous transfer of up to 32 bytes of data with one operation. SCI2 transmits and receives data in synchronization with clock pulses.

Selection of transmit or receive mode and of the serial clock is made in serial control register 2 (SCR2).

The start address register (STAR) and end address register (EDAR) designate the area within the 32-byte data buffer for holding transfer data. The address range from H'FF80 to H'FF9F is allocated to this data buffer. The start and end positions of the transfer data area are indicated in the lower 5 bits of STAR and EDAR.

After parameters have been set in port mode register 2 (PMR2), port mode register 3 (PMR3), SCR2, STAR, and EDAR, then when the STF bit of the status register (STSR) is set to 1, SCI2 begins a transfer operation. STF remains set to 1 during the transfer, and is cleared to 0 when the transfer is complete. The STF bit can therefore be used as a busy flag. Clearing the STF bit to 0 during a transfer stops the transfer operation and initializes SCI2. The contents of the data buffer and of other registers are unchanged in this case.

During a transfer, the CPU cannot read or write the data buffer. If a write instruction is issued it is ignored; it has the same effect as a NOP instruction except that it takes more states. Read access during a transfer yields H'FF.

When the transfer is complete, or if a data buffer read or write is attempted during the transfer, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1. In case of an overrun error or a data buffer read or write during the transfer, bit OVR or WT of STSR is set to 1.

Note: If the start address is set to a value higher than the end address, the result is as shown in figure 11-2. The data transfer wraps around from address H'FF9F to address H'FF80 and continues to the end address.

Figure 11-2 Operation When Start Address Exceeds End Address

11.3.2 Clock

Three internal clock sources or an external clock may be selected as the serial clock. When an internal clock is selected, pin $SCK₂$ becomes the clock output pin.

11.3.3 Data Transfer Format

Figure 11-3 shows the SCI2 data transfer format. Data is sent and received starting from the least significant bit, in LSB-first format. Transmit data is output from one falling edge of the serial clock until the next falling edge. Receive data is latched at the rising edge of the clock.

When SCI2 operates on an internal clock and is in transmit mode, a gap may be inserted at data divisions (every 8 bits or 16 bits). During this gap, the serial clock stays at the high level for a designated number of clock cycles (see figures 11-4 through 11-6).

The \overline{CS} output remains low during the gap.

Gap insertion and the length of the gap are designated in bits GAP2 and GAP1 in serial control register 2 (SCR2). Bit GIT in the status register (STSR) designates whether gaps occur at 8-bit or 16-bit intervals.

Figure 11-3 Synchronous Data Transfer Format

Figure 11-4 1-Clock Gap Insertion (Bits GAP2 and GAP1 = 01)

Figure 11-5 2-Clock Gap Insertion (Bits GAP2 and GAP1 = 10)

11.3.4 Data Transmit/Receive

1. SCI2 initialization

Serial communication on SCI2 first of all requires that SCI2 be initialized by software. This involves clearing bit STF in the status register (STSR) to 0, then selecting pin functions and transfer modes in port mode register 2 (PMR2), port mode register 3 (PMR3), the start address register (STAR), the end address register (EDAR), and serial control register 2 (SCR2).

2. Transmitting

A transmit operation is carried out as follows.

- Set bit SO2 in port mode register 2 (PMR2) to 1, making pin $P9_6/SO_2$ the SO₂ output pin. If necessary, set the SO2PMOS bit and CS bit in PMR3 for NMOS open-drain output at pin SO_2 and for chip select output at pin $P9_5/SI_2/\overline{CS}$.
- Write transmit data in the 32-byte data buffer (H'FF80 to H'FF9F).
- Set the transfer start address in the lower 5 bits of STAR.
- Set the transfer end address in the lower 5 bits of EDAR.
- In SCR2, select transmit mode (bit $I/O = 1$), the serial clock, and gap insertion (internal clock operation only).
- Select the data gap interval with bit GIT of STRS, then set bit STF to 1. Setting bit STF starts the transmit operation.

• After data transmission is complete, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1, and bit STF in STSR is cleared to 0.

If an internal clock source is used, a serial clock is output from pin SCK_2 in synchronization with the transmit data. After data transmission is completed, the serial clock is not output until bit STF is again set. During this time, pin SO2 continues to output the value of the last bit transmitted.

When an external clock source is used, data is transmitted in synchronization with the serial clock input at pin $SCK₂$. After data transmission is completed, further transmission does not take place even if the serial clock continues to be input; pin ${SO_2}$ continues to output the value of the last bit transmitted.

Between transmissions, the output value of pin ${SO_2}$ can be changed by rewriting bit $SO2$ LAST BIT in STSR.

An attempt to read or write the data buffer during transmission will cause bit IRRS2 in IRR3 to be set to 1. Bit WT in STSR will also be set to 1.

3. Receiving

A receive operation is carried out as follows.

- Set bit SI2 in port mode register 2 (PMR2) to 1, making pin $P9₅/SI₁/CS$ the $SI₂$ input pin.
- Allocate an area to hold the received data in the 32-byte data buffer and set the start address in the lower 5 bits of the start address register (STAR).
- Set the transfer end address in the lower 5 bits of the end address register (EDAR).
- In serial control register 2 (SCR2), select receive mode (bit $I/O = 0$) and the serial clock.
- Set bit STF of the status register (STSR) to 1, starting the receive operation.
- After receiving is completed, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1, and bit STF is cleared to 0.
- Read the received data from the data buffer.

If an internal clock source is used, setting bit STF to 1 in STSR immediately starts a data receive operation. The serial clock is output from pin $SCK₂$.

When an external clock source is used, after bit STF is set, data is received in synchronization with the clock input at pin SCK₂. After receiving is completed, no further receive operations take place until bit STF is again set, even if the serial clock continues to be input.

An attempt to read or write the data buffer during receiving will cause bit IRRS2 in IRR3 and bit WT in STSR to be set to 1. Bit OVR in STSR is set to 1 if an overrun error occurs.

When SCI2 operates on an internal clock and is in transmit mode, a gap may be inserted at data divisions (every 8 bits or 16 bits). During this gap, serial clock stays at the high level for a designated number of clock cycles (see figures 11-4 through 11-6).

Gap insertion and the length of the gap are designated in bits GAP2 and GAP1 of SCR2. Bit GIT of STSR designates whether gaps occur at 8-bit or 16-bit intervals.

11.4 Interrupts

SCI2 can generate interrupts when a transfer is completed and when the data buffer is read or written during a transfer. These interrupts are assigned to the same vector address.

When the above conditions occur, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1. SCI2 interrupt requests can be enabled or disabled in bit IENS2 of interrupt enable register 3 (IENR3). For further details, see 3.2.2, Interrupts.

When an overrun error occurs, or when a read or write of the data buffer is attempted during a transfer, the OVR or WT bit in the status register (STSR) is set to 1. These bits can be used to determine the cause of the error.

11.5 Application Notes

- 1. Do not write to any register during a transfer (while bit STF of STSR is set to 1), since this can cause misoperation.
- 2. When receiving, set bit SI2 in port mode register 2 (PMR2) to 1 and clear bit CS in port mode register 3 (PMR3) to 0 to select the SI_2 pin function. If bit $CS = 1$ and bit $SI2 = 1$, selecting the \overline{CS} pin function, incorrect data will be received.

Section 12 VFD Controller/Driver

12.1 Overview

The H8/3714 Series is equipped with an on-chip vacuum fluorescent display (VFD) controller/ driver and high-voltage, high-current pins, for direct VFD driving.

12.1.1 Features

The VFD controller/driver has the following features.

- Maximum of 24 segment pins and 16 digit pins (20 segment pins, eight digit pins, and eight switched segment/digit pins).
- Brightness can be adjusted in eight steps (dimmer function).
- Automatic shifting of displayed digit.
- Digit pins and segment pins can be switched over to use as general-purpose high-voltage pins.
- Optional key scan interval.
- Interrupt generated when key scan interval starts.

12.1.2 Block Diagram

Figure 12-1 shows a block diagram of the VFD controller/driver.

Figure 12-1 Block Diagram of VFD Controller/Driver
12.1.3 Pin Configuration

Table 12-1 shows the VFD controller/driver pin configuration.

Table 12-1 Pin Configuration

12.1.4 Register Configuration

Table 12-2 shows the VFD controller/driver register configuration.

Table 12-2 Register Configuration

12.2 Register Descriptions

12.2.1 VFD Digit Control Register (VFDR)

VFDR is an 8-bit read/write register for control of digit output.

Upon reset, VFDR is initialized to H'00.

Bit 7: VFD mode bit (FLMO)

Bit 7 designates the time per digit (T_{digit}) and the dimmer resolution (T_{dimmer}). T_{digit} is also the time per key scan.

The frame period (T_{frame}) is calculated using the equation below.

 $T_{frame} = T_{digit} \times (D + K)$

- D: Number of digit pins used
- K: 1 if key scan is used; 0 if not used

Bits 6 to 4: Digit waveform select (DM2 to DM0)

Bits 6 to 4 select the digit waveform.

2. For T_{dimmer} and T_{digit} , see under FLMO bit.

Bits 3 to 0: Digit pin select (DR3 to DR0)

Bits 3 to 0, in combination with bits 3 to 0 of the digit beginning register (DBR), designate the digit pins used.

Note: For the switching between digit and segment use of pins FD_0 /FS₇ to FD₇/FS₀, which can function as either digit or segment pins, see 12.2.3, Digit Beginning Register (DBR).

Figure 12-2 Order of Digit Output

12.2.2 VFD Segment Control Register (VFSR)

VFSR is an 8-bit read/write register for control of segment output.

Upon reset, VFSR is initialized to H'20.

Bit 7: VFD/port switching flag (VFLAG)

Bit 7 designates whether pins Pnn/FDnn and Pnn/FSnn are used as VFD pins (FDnn, FSnn) or as general-purpose ports (Pnn).

Bit 6: Key scan enable (KSE)

Bit 6 enables or disables the addition of a key scan interval (T_{digit}) to the VFD operation frame specified by the combination of bits DR3 to DR0 in the VFD digit control register, bits SR4 to SR0 in the VFD segment control register, and bits DBR3 to DBR0 in the digit beginning register.

Bit 5: Reserved bit

Bit 5 is reserved; it always reads 1, and cannot be modified.

Bits 4 to 0: Segment pin select (SR4 to SR0)

Bits 4 to 0, in combination with bits 3 to 0 of the digit beginning register (DBR), designate the segment pins used.

Note: For the switching between digit and segment use of pins FD_0 /FS₇ to FD₇/FS₀, which can function as either digit or segment pins, see 12.2.3, Digit Beginning Register (DBR).

12.2.3 Digit Beginning Register (DBR)

DBR is an 8-bit read/write register for on/off control of the VFD controller/driver and for switching functions of pins that can be either digit or segment pins.

Bit 7: VFD enable (VFDE)

Bit 7 switches the VFD controller/driver on and off.

Bit 6: Display bit (DISP)

Bit 6 switches the display on and off.

Bit 5: Reserved bit

Bit 5 is reserved; it always reads 1, and cannot be modified.

Bit 4: Reserved bit

Bit 4 is reserved, but it can be written and read.

Bits 3 to 0: Digit/segment pin function switch (DBR3 to DBR0)

Bits 3 to 0 designate the first digit pin and the first segment pin of those pins that can function both ways. Bits DR3 to DR0 of the VFD digit control register (VFDR) and bits SR4 to SR0 of VFSR must be set so that the first digit and segment pins are operational. Otherwise these pins will not function.

Notes: Digit pins (FD) and segment pins (FS) are controlled by both VFDR and VFSR. During a key scan interval, digit pins (FD) and segment pins (FS) function as general-purpose ports.

* Don't care.

12.3 Operation

12.3.1 Overview

The VFD controller/driver may use up to 24 segment pins (FS) and up to 16 digit pins (FD). Of these, 8 pins may be used as either segment or digit pins; their function is switched in the digit beginning register (DBR). The 32 pins assigned to the VFD controller are high-voltage, highcurrent pins capable of directly driving a VFD.

12.3.2 Control Section

The control section consists of the VFD digit control register (VFDR), VFD segment control register (VFSR), digit beginning register (DBR), display timing generator circuit, and VFD display RAM (see figure 12-1).

Display timing is determined by the number of digits per frame. When the key scan feature is activated, the frame is extended by one digit; during that interval only, segment pins and digit pins may be used as general purpose ports by the CPU. These pins are in the non-illuminating state (pulled down) during the key scan interval.

12.3.3 RAM Bit Correspondence to Digits/Segments

VFD display data is set in the VFD display RAM at addresses H'FEC0 through H'FEFF. Table 12-3 shows the correspondence between digit/segment pins and the VFD display RAM bits.

Note: Areas not used for display may be used as general-purpose RAM. Note: Areas not used for display may be used as general-purpose RAM.

12.3.4 Procedure for Starting Operation

The procedure for starting operation of the VFD controller/driver is given below for a case in which digit pins FD_3 to FD_{15} and segment pins FS_5 to FS_{23} are used. It is assumed that data has already been written to the VFD display RAM area.

- Select the digit/key-scan time and dimmer resolution with bit FLMO of the VFD digit control register (VFDR), and select the digit waveform with bits DM2 to DM0. Clear bits DR3 to DR0 to 0000, making pins FD_0 to FD_{15} operational.
- Set the VFLAG bit of the VFD segment control register (VFSR) to 1, making the selected pins valid as VFD pins. Set bit KSE to enable or disable the key scan interval. Set bits SR4 to SR0 to 11011, making pins FS_0 to FS_{23} operational.
- Set bits DBR3 to DBR0 in the digit beginning register (DBR) to 0011, designating pin FD_3 as the first digit pin and pin FS_5 as the first segment pin. Set bit DISP to 1, turning the display on, and set bit VFDE to 1, starting VFD controller/driver operation.

12.4 Interrupts

When the key scan interval starts, bit IRRKS in interrupt request register 3 (IRR3) is set to 1. These VFD interrupt requests can be enabled or disabled by means of bit IENKS of interrupt enable register 3 (IENR3). For further details, see 3.2.2, Interrupts.

12.5 Occurrence of Flicker when VFD Registers are Rewritten

The VFD controller/driver is initialized whenever one of its registers (VFDR, VFSR, DBR) is rewritten. If this initialization takes place while a digit is being displayed, the contents displayed just prior to initialization will in some cases remain as an after-image in other digits. (This depends in part on the performance of the vacuum fluorescent display, but a momentary glow may be visible.) Frequent rewriting of the registers can make these after-images bright enough to appear as a false display. This problem can be avoided by employing the following programming sequence when VFD controller/driver registers are rewritten.

Section 13 A/D Converter

13.1 Overview

The H8/3714 Series includes on-chip a resistance-ladder type successive-approximation A/D converter, which can convert up to eight channels of analog input.

13.1.1 Features

The A/D converter has the following features.

- 8-bit resolution
- Eight input channels
- Conversion time: 14.8 µs per channel (min, at $f_{\text{osc}} = 8.38 \text{ MHz}$)
- Built-in sample-and-hold function
- Interrupt requested on completion of A/D conversion

13.1.2 Block Diagram

13.1.3 Pin Configuration

Table 13-1 shows the A/D converter pin configuration.

Table 13-1 Pin Configuration

13.1.4 Register Configuration

Table 13-2 shows the A/D converter register configuration.

Table 13-2 Register Configuration

13.2 Register Descriptions

13.2.1 A/D Result Register (ADRR)

Note: * Not fixed

The A/D result register (ADRR) is an 8-bit read-only register for holding the result of analog-todigital conversion.

ADRR can be read by the CPU at any time, but the ADRR value during A/D conversion is not fixed.

After A/D conversion is complete, the conversion result is stored in ADRR as 8-bit data; this data is held in ADRR until the next conversion operation starts.

ADRR is not cleared on reset.

13.2.2 A/D Mode Register (AMR)

AMR is an 8-bit read/write register for selecting the A/D conversion speed and analog input pin.

Writing to AMR should be done with the A/D start flag (ADSF) cleared to 0 in the A/D start register (ADSR).

Upon reset, AMR is initialized to H'78.

Bit 7: Clock select (AMR7)

Bit 7 sets the A/D conversion speed.^{*1}

Notes: 1. Operation is not guaranteed if the conversion time is less than 14.8 us. Set bit 7 for a value of at least 14.8 µs.

2. A/D conversion starts after a value of 1 is written to ADSF. The conversion period starts when the start flag is set and ends when it is reset upon completion of conversion. The actual time during which sample and hold are repeated is called the conversion interval (see figure 13-2).

Figure 13-2 Internal Operation of A/D Converter

Bits 6 to 3: Reserved bits

Bits 6 to 3 are reserved; they always read 1, and cannot be modified.

Bits 2 to 0: Channel select (AMR2 to AMR0)

Bits 2 to 0 select the analog input channel.

Settings are also required in port mode register 0 (PMR0). See 13.2.4, Port Mode Register 0 (PMR0).

13.2.3 A/D Start Register (ADSR)

The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF). When conversion is complete, the converted data is set in the A/D result register (ADRR), and at the same time ADSF is cleared to 0.

Bit 7: A/D start flag (ADSF)

Bit 7 is for controlling and confirming the start and end of A/D conversion.

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved; they always read 1, and cannot be modified.

13.2.4 Port Mode Register 0 (PMR0)

PMR0 is an 8-bit write-only register for designating whether each of the port 0 pins is used as a general-purpose input pin or as an analog input channel to the A/D converter. Designation is made separately for each pin.

Upon reset, PMR0 is initialized to H'00.

 $(n = 0 to 7)$

13.3 Operation

The A/D converter operates by successive approximations, and yields its conversion result as 8-bit data.

A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete.

The completion of conversion also sets bit IRRAD in interrupt request register 3 (IRR3) to 1. An A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 3 (IENR3) is set to 1.

If the conversion time or input channel needs to be changed in the A/D mode register (AMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order to avoid misoperation.

13.4 Interrupts

When A/D conversion is complete (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 3 (IRR3) is set to 1.

A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 3 (IENR3).

For further details see 3.2.2, Interrupts.

13.5 Typical Use

An example of how the A/D converter can be used is given below, using channel 1 $(AN₁)$ as the analog input channel. Figure 13-3 shows the operation timing for this example.

- 1. Bits AMR2 to AMR0 of the A/D mode register (AMR) are set to 001, and bits AN7 to AN0 of port mode register 0 (PMR0) are set to 00000010, making $AN₁$ the analog input channel. Interrupt request is cleared by setting bit IRRAD to 0, A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1.
- 2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion results are sent to the A/D result register (ADRR). At the same time ADSF is cleared to 0, and the A/D converter goes to the idle state.
- 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.
- 6. The A/D interrupt handling routine ends.

If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place.

Figures 13-4 and 13-5 show flow charts of procedures for using the A/D converter.

Figure 13-4 Flow Chart of Procedure for Using A/D Converter (1) (Polling by Software)

Figure 13-5 Flow Chart of Procedure for Using A/D Converter (2) (Interrupts Used)

13.6 Application Notes

- 1. Data in the A/D result register (ADRR) should be read only when the A/D start flag (ADSF) in the A/D start register (ADSR) is cleared to 0.
- 2. Changing a digital input signal at a nearby pin during A/D conversion may adversely affect conversion accuracy.
- 3. The pin selected as an analog input channel in the A/D mode register (AMR) must also be designated as an analog input channel in port mode register 0 (PMR0).

Section 14 Electrical Specifications

14.1 Absolute Maximum Ratings

Table 14-1 gives the absolute maximum ratings.

Table 14-1 Absolute Maximum Ratings

Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

2. All voltages are referenced to V_{SS} .

3. Applies to the ZTAT™ version.

4. Applies to standard-voltage pins.

5. Applies to high-voltage pins.

14.2 HD6473714 Electrical Characteristics

14.2.1 HD6473714 DC Characteristics

Table 14-2 gives the allowable current values of the HD6473714. Table 14-3 gives the DC characteristics.

Table 14-2 Allowable Output Current Values

Conditions: $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0.0$ V, $T_a = -20$ to +75°C

Notes: 1. Allowable input current means the maximum current that can flow from each I/O pin to V_{SS} .

- 2. Applies to standard-voltage pins.
- 3. Allowable output current means the maximum current that can flow from V_{CC} to each I/O pin.
- 4. Applies to high-voltage pins.
- 5. Total allowable input current means the sum of current that can flow at one time from all I/O pins to V_{SS} .
- 6. Total allowable output current means the sum of current that can flow from V_{CC} to all I/O pins.

Table 14-3 DC Characteristics

Note: Connect the TEST pin to V_{SS} .

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0 V$, $T_a = -20$ to $+75$ °C

Notes: 1. Does not include current flowing to output buffer.

2. Reference value when bypass capacitor of 47 μ F is connected between V_{CC} and V_{SS}.

14.2.2 HD6473714 AC Characteristics

Table 14-4 gives the control signal timing of the HD6473714. Table 14-5 gives the serial interface timing.

Table 14-4 Control Signal Timing

Table 14-4 Control Signal Timing (cont)

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, $T_a = -20$ to +75°C

Table 14-5 Serial Interface Timing

Table 14-5 Serial Interface Timing (cont)

14.2.3 HD6473714 A/D Converter Characteristics

Table 14-6 gives the HD6473714 A/D converter characteristics.

Table 14-6 A/D Converter Characteristics

14.3 HD6433712, HD6433713 and HD6433714 Electrical Characteristics

14.3.1 HD6433712, HD6433713 and HD6433714 DC Characteristics

Table 14-7 gives the allowable current values of the HD6433712, HD6433713 and HD6433714. Table 14-8 gives the DC characteristics.

Table 14-7 Allowable Output Current Values

Conditions: $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0.0$ V, $T_a = -20$ to +75°C

Notes: 1. Allowable input current means the maximum current that can flow from each I/O pin to Ves.

- 2. Applies to standard-voltage pins.
- 3. Allowable output current means the maximum current that can flow from V_{CC} to each I/O pin.
- 4. Applies to high-voltage pins.
- 5. Total allowable input current means the sum of current that can flow at one time from all I/O pins to V_{SS} .
- 6. Total allowable output current means the sum of current that can flow from V_{CC} to all I/O pins.
- 7. Total allowable output current to V_{diss} is the sum of current that can flow from all I/O pins to V_{diss} .

Table 14-8 DC Characteristics

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0 V$, $T_a = -20$ to $+75^{\circ}$ C

Note: Connect the TEST pin to V_{SS} .

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^{\circ}$ C

Notes: 1. Does not include current flowing to pull-up MOS or output buffer.

2. Reference value when bypass capacitor of 47 μ F is connected between V_{CC} and V_{SS}.

14.3.2 HD6433712, HD6433713 and HD6433714 AC Characteristics

Table 14-9 gives the control signal timing of the HD6433712, HD6433713 and HD6433714. Table 14-10 gives the serial interface timing.

Table 14-9 Control Signal Timing

Table 14-9 Control Signal Timing (cont)

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^{\circ}$ C

Table 14-10 Serial Interface Timing

Table 14-10 Serial Interface Timing (cont)

14.3.3 HD6433712, HD6433713 and HD6433714 A/D Converter Characteristics

Table 14-11 gives the HD6433712, HD6433713 and HD6433714 A/D converter characteristics.

Table 14-11 A/D Converter Characteristics

14.4 Operational Timing

This section provides operational timing diagrams (figures 14-1 to 14-8).

Figure 14-1 System Clock Input Timing

Figure 14-2 RES Pin Pulse Width (Low)

Figure 14-3 IRQ Pin Input Timing

Figure 14-4 EVENT Pin Minimum Pulse Widths

Figure 14-5 UD Pin Minimum High/Low Width

Figure 14-6 SCI I/O Timing

Figure 14-8 Output Load Conditions

14.5 Differences in Electrical Characteristics between HD6473714 and HD6433712/HD6433713/HD6433714

Table 14-12 shows the difference in electrical characteristics between the HD6473714 and HD6433712/HD6433713/HD6433714.

Table 14-12 Differences in Electrical Characteristics between HD6473714 and HD6433712/HD6433713/HD6433714

Table 14-12 Differences in Electrical Characteristics between HD6473714 and HD6433713/HD6433714 (cont)

Appendix A CPU Instruction Set

A.1 Instruction Notation

Operation Notation

Condition Code Notation

Symbol

A.2 Operation Code Map

Table A-1 is an operation code map. It shows the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).

Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0. - Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.

Table A-1 Operation Code Map

Table A-1 Operation Code Map

Note: * The PUSH and POP instructions are identical in machine language to MOV instructions. Note: * The PUSH and POP instructions are identical in machine language to MOV instructions.

MOV

F

A.3 Number of States Required for Execution

Table A-2 Instruction Set

Table A-2 Instruction Set (cont)

			Addressing Mode/ Instruction Length (bytes)																
			#xx:8/16			$@$ (d:16, Rn)	@–Rn/@Rn+	@aa:8/16	ဥ $@$ (d:8,	$@$ aa		Condition Code	No. of States						
Mnemonic	Operand	Operation		튒	@Rn					\circledcirc	I	I.	H ₁	N	z	۷	$\mathbf c$		
EEPMOV		if R4L≠0 then Repeat $@R5 \rightarrow @R6$ $R5+1 \rightarrow R5$ $R6+1 \rightarrow R6$ $R4L-1 \rightarrow R4L$ Until R4L=0 else next									4							$\overline{4}$	
ADD.B #xx:8, Rd	В	$Rd8+#xx:8 \rightarrow Rd8$	$\overline{2}$										↨	↨	↨	↨	⇕	$\overline{2}$	
ADD.B Rs, Rd	В	$Rd8+Rs8 \rightarrow Rd8$		$\overline{2}$									↨	↨	⇕	⇕	⇕	$\mathbf 2$	
ADD.W Rs, Rd	W	$Rd16+Rs16 \rightarrow Rd16$		$\overline{2}$									\circledD	\updownarrow	↨	↨	↨	$\overline{2}$	
ADDX.B #xx:8, Rd	B	$Rd8+#xx:8+C \rightarrow Rd8$	$\overline{2}$										↨	↨	②	↨	↨	2	
ADDX.B Rs, Rd	B	$Rd8+Rs8+C \rightarrow Rd8$		$\overline{2}$									↨	↨	②	↨	↨	$\mathbf 2$	
ADDS.W #1, Rd	W	$Rd16+1 \rightarrow Rd16$		2														$\boldsymbol{2}$	
ADDS.W #2, Rd	W	$Rd16+2 \rightarrow Rd16$		2														$\overline{2}$	
INC.B Rd	в	$Rd8+1 \rightarrow Rd8$		2										⇕	⇕	⇕		$\mathbf 2$	
DAA.B Rd	B	Rd8 decimal adjust \rightarrow Rd8		$\overline{2}$									\ast	\updownarrow	⇕	\ast	$\circled{3}$	$\overline{2}$	
SUB.B Rs, Rd	B	$Rd8 - Rs8 \rightarrow Rd8$		$\overline{2}$									⇕	↨	⇕	⇕	⇕	$\overline{2}$	
SUB.W Rs, Rd	W	$Rd16 - Rs16 \rightarrow Rd16$		$\overline{2}$									$\circled{1}$	↨	↨	↨	\updownarrow	\overline{c}	
SUBX.B #xx:8, Rd	B	$Rd8 - \#xx:8 - C \rightarrow Rd8$	2										↨	↨	$^{\circledR}$	⇕	↨	$\overline{2}$	
SUBX.B Rs, Rd	B	$Rd8-Rs8-C \rightarrow Rd8$		$\overline{2}$									\updownarrow	\updownarrow	(2)	\updownarrow	t	$\overline{2}$	
SUBS.W #1, Rd	W	$Rd16-1 \rightarrow Rd16$		2														$\overline{2}$	
SUBS.W #2, Rd	W	$Rd16-2 \rightarrow Rd16$		$\overline{2}$														$\overline{2}$	
DEC.B Rd	B	$Rd8-1 \rightarrow Rd8$		$\overline{2}$										↨	↨	⇡		$\overline{2}$	
DAS.B Rd	B	Rd8 decimal adjust \rightarrow Rd8		2									\ast	↨	⇕	\ast		$\sqrt{2}$	
NEG.B Rd	B	$0 - Rd \rightarrow Rd$		$\overline{2}$									⇕	⇕	⇕	⇕	⇕	$\overline{2}$	
CMP.B #xx:8, Rd	B	Rd8-#xx:8	2										↨	↨	↨	⇕	↨	$\overline{2}$	
CMP.B Rs, Rd	B	Rd8-Rs8		$\overline{2}$									↨	↨	↨	↨	↨	$\overline{2}$	
CMP.W Rs. Rd	W	Rd16-Rs16		2									\circledD	\updownarrow	\updownarrow	\updownarrow	\updownarrow	$\overline{2}$	

Table A-2 Instruction Set (cont)

			Addressing Mode/ Instruction Length (bytes)																
Mnemonic	Operand Size	#xx:8/16 Operation		Ρũ	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	$@$ aa \circledcirc	\mathbf{I}	Condition Code							
MULXU.B Rs, Rd	B	$Rd8 \times Rs8 \rightarrow Rd16$		$\overline{2}$								г	н	N	Z	v	C	No. of States 14	
DIVXU.B Rs, Rd	B	$Rd16 \div Rs8 \rightarrow Rd16$ (RdH: remainder, RdL: quotient)		$\overline{2}$										\circledS	$^{\circ}$			14	
AND.B #xx:8, Rd	B	$Rd8 \wedge \#xx:8 \rightarrow Rd8$	2											↨	↨	$\mathbf 0$		$\overline{2}$	
AND.B Rs, Rd	B	$Rd8 \wedge Rs8 \rightarrow Rd8$		2										\updownarrow	\updownarrow	Ω		$\overline{2}$	
OR.B #xx:8, Rd	B	$Rd8 \vee \# xx:8 \rightarrow Rd8$	$\overline{2}$											\updownarrow	↨	0		\overline{c}	
OR.B Rs, Rd	B	$Rd8\vee Rs8 \rightarrow Rd8$		$\overline{2}$										\updownarrow	↨	0		$\overline{2}$	
XOR.B #xx:8, Rd	B	$Rd8 \oplus \# xx:8 \rightarrow Rd8$	2											↨	↨	0		2	
XOR.B Rs, Rd	В	$Rd8@Rs8 \rightarrow Rd8$		2										\updownarrow	\updownarrow	0		$\mathbf 2$	
NOT.B Rd	B	$\overline{Rd} \rightarrow Rd$		$\overline{2}$										\updownarrow	\updownarrow	$\mathbf 0$		$\overline{2}$	
SHAL.B Rd	B	-0 b ₇ b_0		$\overline{2}$										\uparrow	\updownarrow	\uparrow	\updownarrow	$\overline{2}$	
SHAR.B Rd	B	С b ₇ b_0		$\overline{2}$										\updownarrow	\updownarrow	0	\updownarrow	$\overline{2}$	
SHLL.B Rd	B	⊷0 b ₇ b_0		$\overline{2}$										\updownarrow	↨	Ω	\updownarrow	$\overline{2}$	
SHLR.B Rd	B	Iс $0 \rightarrow$ b ₇ b_0		$\overline{2}$										0	\updownarrow	$\mathbf 0$	\updownarrow	$\overline{2}$	
ROTXL.B Rd	B	C b_7 b_0		$\overline{2}$										\updownarrow	\updownarrow	0	\updownarrow	$\overline{2}$	
ROTXR.B Rd	B	С b ₇ b_0		2										↨	\updownarrow	$\mathbf 0$	\updownarrow	2	

Table A-2 Instruction Set (cont)

			Instruction Length (bytes)			Addressing Mode/											
Mnemonic	Size Operand		<u>ິ</u> ເຄ #xx:8/16 @ (d:16, I @Rn 忘		@-Rn/@Rn+ @aa:8/16		ဥ @ (d:8,	æ $\ddot{\text{e}}$ \circledcirc		L	Condition Code н		z	V	C	No. of States	
		Operation								I			N				$\overline{2}$
ROTL.B Rd	B	$ \mathsf{C} $ b_0 b ₇	$\overline{2}$										↨	↨	0	↨	
ROTR.B Rd	B	b ₇ b_0	$\overline{2}$										t	⇕	0	⇕	$\overline{2}$
BSET #xx:3, Rd	B	(#xx:3 of Rd8) \leftarrow 1	$\overline{2}$														$\overline{2}$
BSET #xx:3, @Rd	B	(#xx:3 of @Rd16) \leftarrow 1		4													8
BSET #xx:3, @aa:8	В	(#xx:3 of @aa:8) \leftarrow 1					4										8
BSET Rn, Rd	B	$(Rn8$ of Rd8) \leftarrow 1	$\overline{2}$														$\overline{2}$
BSET Rn, @Rd	B	(Rn8 of @Rd16) \leftarrow 1		4													8
BSET Rn, @aa:8	В	(Rn8 of @aa:8) \leftarrow 1					4										8
BCLR #xx:3, Rd	B	(#xx:3 of Rd8) \leftarrow 0	$\overline{2}$														$\overline{2}$
BCLR #xx:3, @Rd	B	(#xx:3 of @Rd16) \leftarrow 0		4													8
BCLR #xx:3, @aa:8	B	(#xx:3 of @aa:8) \leftarrow 0					4										8
BCLR Rn, Rd	B	(Rn8 of Rd8) \leftarrow 0	$\overline{2}$														2
BCLR Rn, @Rd	В	(Rn8 of @Rd16) \leftarrow 0		4													8
BCLR Rn, @aa:8	B	(Rn8 of @aa:8) \leftarrow 0					4										8
BNOT #xx:3, Rd	В	(#xx:3 of Rd8) \leftarrow $(\#xx:3 \text{ of Rd8})$	2														2
BNOT #xx:3, @Rd	В	(#xx:3 of @Rd16) \leftarrow $(\#xx:3 \text{ of } @Rd16)$		4													8
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) \leftarrow $(\overline{\text{H}xx:3} \text{ of } @aa:8)$					4										8
BNOT Rn, Rd	В	(Rn8 of Rd8) \leftarrow (Rn8 of Rd8)	$\overline{2}$														2
BNOT Rn, @Rd	В	(Rn8 of @Rd16) \leftarrow (Rn8 of @Rd16)		4													8
BNOT Rn, @aa:8	В	(Rn8 of @aa:8) \leftarrow (Rn8 of @aa:8)					4										8

Table A-2 Instruction Set (cont)

							Addressing Mode/ Instruction Length (bytes)											
	Size Operand		#xx:8/16		@Rn	ξ @ (d:16,	@–Rn/@Rn+	@aa:8/16	၉ @ (d:8, l	æ $^{\circ}$			Condition Code					of States
Mnemonic		Operation		۴						☺	\mathbf{I}	п	н	N	Z	٧	C	g
BTST #xx:3, Rd	B	(#xx:3 of Rd8) \rightarrow Z		\mathfrak{p}											↨			$\overline{2}$
BTST #xx:3, @Rd	В	(#xx:3 of @Rd16) \rightarrow Z			4										↨			6
BTST #xx:3, @aa:8	В	$(\overline{\#}$ xx:3 of @aa:8) \rightarrow Z						4							↨			6
BTST Rn, Rd	В	(Rn8 of Rd8) \rightarrow Z		$\overline{2}$											⇡			2
BTST Rn, @Rd	B	$(Rn8 of @Rd16) \rightarrow Z$			4										⇕			6
BTST Rn, @aa:8	B	(Rn8 of @aa:8) \rightarrow Z						4							↨			6
BLD #xx:3, Rd	B	(#xx:3 of Rd8) \rightarrow C		$\overline{2}$													⇕	2
BLD #xx:3, @Rd	B	(#xx:3 of $@Rd16$) \rightarrow C			4												\updownarrow	6
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow C						4									↨	6
BILD #xx:3, Rd	В	(#xx:3 of Rd8) \rightarrow C		$\overline{2}$													↨	2
BILD #xx:3, @Rd	в	(#xx:3 of @Rd16) \rightarrow C			4												\updownarrow	6
BILD #xx:3, @aa:8	в	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow C$						4									↨	6
BST #xx:3, Rd	в	$C \rightarrow$ (#xx:3 of Rd8)		$\overline{2}$														2
BST #xx:3, @Rd	в	$C \rightarrow$ (#xx:3 of @Rd16)			4													8
BST #xx:3, @aa:8	в	$C \rightarrow$ (#xx:3 of @aa:8)						4										8
BIST #xx:3, Rd	в	$C \rightarrow$ (#xx:3 of Rd8)		$\overline{2}$														\overline{c}
BIST #xx:3, @Rd	в	$\overline{C} \rightarrow$ (#xx:3 of @Rd16)			4													8
BIST #xx:3, @aa:8	в	$C \rightarrow$ (#xx:3 of @aa:8)						4										8
BAND #xx:3, Rd	B	$C \wedge$ (#xx:3 of Rd8) \rightarrow C		\mathfrak{p}													⇕	\overline{c}
BAND #xx:3, @Rd	В	C_{\wedge} (#xx:3 of @Rd16) \rightarrow C			4												↨	6
BAND #xx:3, @aa:8	В	C_{\wedge} (#xx:3 of @aa:8) \rightarrow C						4									⇕	6
BIAND #xx:3, Rd	в	$C \wedge$ (#xx:3 of Rd8) \rightarrow C		$\overline{2}$													↨	2
BIAND #xx:3, @Rd	В	$C \wedge (\overline{\text{Hxx}:3 \text{ of } @Rd16}) \rightarrow C$			4												↨	6
BIAND #xx:3, @aa:8	B	$C \wedge (\overline{\text{Hxx}:3 \text{ of } @aa:8}) \rightarrow C$						4									↨	6
BOR #xx:3, Rd	в	$C\vee$ (#xx:3 of Rd8) \rightarrow C		2													⇕	2
BOR #xx:3, @Rd	B	$C\vee$ (#xx:3 of @Rd16) \rightarrow C			4												⇕	6
BOR #xx:3, @aa:8	в	$C\vee$ (#xx:3 of @aa:8) \rightarrow C						4									\updownarrow	6
BIOR #xx:3, Rd	В	$C\vee$ (#xx:3 of Rd8) \rightarrow C		2													↨	2
BIOR #xx:3, @Rd	B	$C\vee(\overline{\text{Hxx}:3 \text{ of }\mathcal{Q} \text{Rd16}}) \rightarrow C$			4												\updownarrow	6

Table A-2 Instruction Set (cont)

Table A-2 Instruction Set (cont)

	Addressing Mode/ Instruction Length (bytes)																	
Mnemonic	Operand Size	Operation	#xx:8/16	٤	@Rn	@(d:16, Rn)	@-Rn/@Rn+	aa:8/16 $\ddot{\boldsymbol{\Theta}}$	@(d:8, PC)	$@$ aa \circledcirc		Condition Code C I. н N V z						No. of States
JSR @Rn		$SP-2 \rightarrow SP$ $PC \rightarrow \textcircled{a}$ SP $PC \leftarrow Rn16$			$\overline{2}$													6
JSR @aa:16		$SP-2 \rightarrow SP$ $PC \rightarrow \textcircled{a}$ SP $PC \leftarrow aa:16$						$\overline{\mathcal{L}}$										8
JSR @@aa:8		$SP-2 \rightarrow SP$ $PC \rightarrow \textcircled{a}$ SP $PC \leftarrow @aa:8$								$\overline{2}$								8
RTS		$PC \leftarrow @SP$ $SP+2 \rightarrow SP$									$\overline{2}$							8
RTE		$CCR \leftarrow @SP$ $SP+2 \rightarrow SP$ $PC \leftarrow @SP$ $SP+2 \rightarrow SP$									$\overline{2}$	\updownarrow	⇕	↥	↨	\updownarrow	⇕	10
SLEEP		Transit to sleep mode.									$\overline{2}$							$\overline{2}$
LDC #xx:8, CCR	В	#xx:8 \rightarrow CCR	$\overline{2}$									↨	↨	⇕	↨	⇕	⇕	$\overline{2}$
LDC Rs, CCR	В	$\text{Rs}8 \rightarrow \text{CCR}$		$\overline{2}$								↨	↨	↥	↨	↨	↨	$\overline{2}$
STC CCR, Rd	B	$CCR \rightarrow Rd8$		$\overline{2}$														$\overline{2}$
ANDC #xx:8, CCR	В	$CCR_\wedge \# xx:8 \to CCR$	$\overline{2}$									↨	↨	⇕	↨	⇕	↨	$\overline{2}$
ORC #xx:8, CCR	B	$CCR\vee\#xx:8\to CCR$	$\overline{2}$									⇕	↨	⇕	⇕	↨	↨	$\overline{2}$
XORC #xx:8, CCR	В	$CCR@Hxx:8 \rightarrow CCR$	$\overline{2}$									↨			\updownarrow	↨	↨	\overline{c}
NOP		$PC \leftarrow PC+2$									2							$\overline{2}$
		Notes: ① Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0. 2 If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0. 3 Set to 1 if decimal adjustment produces a carry; otherwise cleared to 0. 4) The number of states required for execution is 4n+9 (n = value of R4L). 5 Set to 1 if the divisor is negative; otherwise cleared to 0. 6 Set to 1 if the divisor is zero; otherwise cleared to 0.																

Appendix B On-Chip Registers

B.1 On-Chip Registers (1)

Notation: SCI1: Serial communication interface 1 SCI2: Serial communication interface 2

B.1 On-Chip Registers (1) (cont)

B.1 On-Chip Registers (1) (cont)

B.2 On-Chip Registers (2)

STAR—Start Address Register H'A0 SCI2

Note: * Cleared to 0 by a write access to STSR.

SMR1—Serial Mode Register 1 H'B0 SCI1

8-bit transfer mode: not used

16-bit transfer mode: upper 8-bits of data register

Note: * Not fixed

SDRL1—Serial Data Register L1 H'B2 SCI1

8-bit transfer mode: data register

16-bit transfer mode: lower 8-bits of data register

Note: * Not fixed

Note: * Not fixed

VFSR—VFD Segment Control Register H'B9 VFD Controller/Driver

VFD/Port Switching Flag

 All pins doubling as general-purpose ports and VFD pins are used as general-purpose ports.

1 Pins designated as digit or segment pins function as VFD pins.

VFDR—VFD Digit Control Register H'BA VFD Controller/Driver

1 | T_{digit} = 768/φ, T_{dimmer} = 48/φ

VFD Enable

AMR—A/D Mode Register H'BC A/D Converter

Note: * Not fixed

ADSR—A/D Start Register H'BE A/D Converter

TMA—Timer Mode Register A H'C0 Timer A Bit Initial value Read/Write 7 — 1 — 6 — 1 — 5 — 1 — 4 — 1 — 3 TMA3 0 R/W 0 TMA0 0 R/W 2 TMA2 0 R/W 1 TMA1 0 R/W 0 0 0 0 1 Clock Select Input source PSS, ϕ /8192 Input source PSS, ϕ /4096 Input source PSS, ϕ /2048 Input source PSS, ϕ /512 Input source PSS, ϕ /256 Input source PSS, ϕ /128 Input source PSS, $\phi/32$ Input source PSS, ϕ /8 Input source PSW, 2 s Input source PSW, 1 s Input source PSW, 0.5 s Input source PSW, 125 ms PSW and TCA reset 1 0 1 1 0 0 1 0 0 $1|0$ 0 0 1 1 0 1 1 Ω 1 1 1 1 0

1

TCA—Timer Counter A H'C1 Timer A

TCB—Timer Counter B H'C3 Timer B

Reload Value Setting

TMC—Timer Mode Register C H'C4 Timer C

280

TLC—Timer Load Register C H'C5 Timer C

Count Value

TME—Timer Mode Register E H'C8 Timer E

PWCR—PWM Control Register **H'CC** 14-bit PWM

Lower 8 Bits of Data for PWM Waveform Generation

Bit

7 6 5 4 3 0 2 1

Read/Write R/W R/W R/W R/W R/W R/W R/W R/W

PDR7—Port Data Register 7 H'D7 I/O Ports

PMR1—Port Mode Register 1 https://www.fragmu.org/EEB I/O Ports

Note: $*$ For the switching between P1 $_5$ and TMOE pin functions see under PMR4.

PMR2—Port Mode Register 2 H'EC I/O Ports

Note: $*$ For the switching between SI₁ and \overline{CS} pin functions see under PMR3.

PMR3—Port Mode Register 3 H'ED I/O Ports

PMR4—Port Mode Register 4 H'EE I/O Ports

Timer E Output Control

 $\overline{}$

Note: * Don't care.

SYSCR1—System Control Register 1 https://education.org/EU System Control

- Notes: 1. Write is enabled in active mode only.
	- 2. This relates to the transitions between operation modes, so functioning depends on the combination of this bit with other control bits and interrupts. For details see 3.3, System Modes.
	- 3. Don't care.

Note: * Write is enabled in subactive mode only.

IEGR—IRQ Edge Select Register H'F2 System Control

IENR2—Interrupt Enable Register 2 H'F4 System Control

Bit 7 6 5 4

Read/Write

IRR1—Interrupt Request Register 1 H'F6 System Control

Note: * Only 0 can be written, to clear the flag.

IRR2—Interrupt Request Register 2 H'F7 System Control

Note: * Only 0 can be written, to clear the flag.

Appendix C I/O Port Block Diagrams

C.1 Port 0 Block Diagram

Figure C-1 Port 0 Block Diagram

C.2 Port 1 Block Diagram

Figure C-2 (a) Port 1 Block Diagram (Pins Pl_0 , Pl_1 , and Pl_4)

Figure C-2 (b) Port 1 Block Diagram (Pin P1⁵)

Figure C-2 (c) Port 1 Block Diagram (Pin P1⁶)

Figure C-2 (d) Port 1 Block Diagram (Pin P1⁷)

C.3 Port 4 Block Diagram

Figure C-3 Port 4 Block Diagram

C.4 Port 5 Block Diagram

Figure C-4 Port 5 Block Diagram

C.5 Port 6 Block Diagram

Figure C-5 Port 6 Block Diagram

C.6 Port 7 Block Diagram

Figure C-6 Port 7 Block Diagram

C.7 Port 9 Block Diagram

Figure C-7 (a) Port 9 Block Diagram (Pin P9⁰)

Figure C-7 (b) Port 9 Block Diagram (Pins P9¹ and P9⁴)

Figure C-7 (c) Port 9 Block Diagram (Pin P9²)

Figure C-7 (d) Port 9 Block Diagram (Pins P9³ and P9⁶)

Figure C-7 (e) Port 9 Block Diagram (Pin P9⁵)

Figure C-7 (f) Port 9 Block Diagram (Pin P9⁷)

Appendix D Port States in Each Processing State

Table D-1 Port States

Notation:

Hi-Z: High-impedance state

Prev. state: Input pins are in high-impedance state. Output pins hold their previous output. Hi-Z or pulled up: Standard ports for which the pull-up MOS mask option is chosen are pulled up; ports without the pull-up MOS option are in the high-impedance state.

Hi-Z or pulled down: High-voltage ports for which the pull-down MOS mask option is chosen are pulled down; ports without the pull-down MOS option are in the highimpedance state.

- Notes: 1. When MOS pull-up is chosen as a mask option with standard ports, the pull-ups are always on in active mode and sleep mode, regardless of the port control register (PCR) and port data register (PDR) settings. The pull-ups are off in power-down modes other than sleep mode.
	- 2. The input gates of pins selected for peripheral function input remain on even in powerdown modes. Their input levels must be held fixed in order to avoid increased power dissipation.
	- 3. The states indicated above for $P1₇$ apply when this pin is designated as a high-voltage input pin by mask option.

Appendix E List of Mask Options

HD6433712, HD6433713 and HD6433714

Please indicate the selected specifications by marking the appropriate box (with an \times or $\sqrt{ }$ mark). The shaded boxes cannot be selected.

(1) I/O Options

B: With MOS pull-up D: No MOS pull-down C: No MOS pull-up E: With MOS pull-down

(2) $P17/V_{disp}$

 \Box V_{disp}

- Note: If E (MOS pull-down) is selected as an option for one or more high-voltage pins, V_{diss} must be selected for the P1₇/V_{disp} pin.
- (3) Package

(4) Oscillator at OSC_1 and OSC_2

(5) Oscillator at X_1 and X_2

Notes: 1. The wide temperature range specification and I specification are special specifications. There is no J specification for these products. Please contact your local Hitachi representative for details.

2. ROM data submitted in an EPROM must be written starting from address H'0000 in accordance with the memory map of the particular microcontroller. For data outside the ROM area on the memory map use H'FF.
Appendix F Rise Time and Fall Time of High-Voltage Pins

With the mask ROM versions there is a choice of high-voltage pin output configurations. Either PMOS open-drain (D) or MOS pull-down (E) may be selected. (Only PMOS open-drain is available as the output configuration of high-voltage pins on ZTAT™ versions.)

The rise time t_r and fall time t_f of high-voltage pin output are as follows.

It is possible to estimate t_r and t_f from the time constant $\tau = C \cdot R$ (time up to 63% of rise or fall).

- t r : The time constant is determined by the PMOS on-resistance and load capacitance. The DC on-resistance is approximately 200 Ω (based on V_{OH} = V_{CC} – 3 V at –I_{OH} = 15 mA, $3/0.015 = 200$). The AC on-resistance however, includes the non-saturation state when the PMOS transistor turns on (it is not a constant-current source), resulting in a longer time constant. Assuming a load capacitance of 30 pF at high-voltage pins, the minimum value is approximately 20 ns.
- t f : The time constant is determined by the pull-down resistance and load capacitance (including wiring capacitance, etc.). As an example, assuming a pull-down resistance of 5 k Ω and load capacitance of 30 pF, the following is derived.

$$
t_f \ge 5 \times 10^3 \times 30 \times 10^{-12} = 150 \times 10^{-9}
$$
 (150 ns)

MOS pull-down resistance varies from $45 \text{ k}\Omega$ to 300 k Ω , so all due care must be taken in timing design.

Note: If pull-down resistance is made too small in an attempt to speed up the fall time, $-I_{OH}$ will increase, limiting the output high-level voltage (V_{OH}) . Pull-down resistance must be set to a suitable value taking into consideration both operation speed and the output high level.

Appendix G Package Dimensions

Figures G-1 and G-2 show the external dimensions of the FP-64A and DP-64S packages, respectively, for the H8/3712, H8/3713 and H8/3714.

Unit: mm

Figure G-1 External Dimensions (FP-64A)

Unit: mm