

April 2015

# FAN53202 5 A, 2.4 MHz, Digitally Programmable TinyBuck® Regulator

#### **Features**

- Up to 91% Efficiency
- Quiescent Current in PFM Mode: 60 μA (Typical)
- Digitally Programmable Output Voltage:
  - 0.6-1.3875 V in 12.5 mV Steps
- Best-in-Class Load Transient
- Continuous Output Current Capability: 5 A
- 2.5 V to 5.5 V Input Voltage Range
- Programmable Slew Rate for Voltage Transitions
- Fixed-Frequency Operation: 2.4 MHz
- I<sup>2</sup>C-Compatible Interface Up to 3.4 Mbps
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 20-Bump Wafer-Level Chip Scale Package (WLCSP)

## **Applications**

- Application, Graphic, and DSP Processors
  - ARM™, Krait™, OMAP™, NovaThor™, ARMADA™
- Hard Disk Drives
- Tablets, Netbooks, Ultra-Mobile PCs
- Smart Phones
- Gaming Devices

## **Description**

The FAN53202 is a step-down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5 V to 5.5 V. The output voltage is programmed through an I<sup>2</sup>C interface capable of operating up to 3.4 MHz.

Using a proprietary architecture with synchronous rectification, the FAN53202 is capable of delivering 5 A continuous at over 80% efficiency, while maintaining over 80% efficiency at load currents as low as 10 mA. The device can also support a 7 A 500 ms pulse. The regulator operates at a nominal fixed frequency of 2.4 MHz, which reduces the value of the external components to 330 nH for the inductor and as low as 22  $\mu F$  for the output capacitor. Additional output capacitance can be added to improve regulation during load transients without affecting stability. Inductance up to 1.2  $\mu H$  may be used with additional output capacitance.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate in Power-Save Mode with a typical quiescent current of 60  $\mu A.$  Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 2.4 MHz. In Shutdown Mode, the supply current drops below 1  $\mu A$ , reducing power consumption. PFM Mode can be disabled if constant frequency is desired. The FAN53202 is available in a 20-bump, 1.6 x 2 mm, WLCSP.




Figure 1. Typical Application

All trademarks are the property of their respective owners.

# **Ordering Information**

Part Number	Power-Up Defaults		I2C Slave Max Pulse		Temperature	Package	Packing	Device	
	VSEL0	VSEL1		Current (500ms)	Range	3.	Method	Marking	
FAN53202UC23X	1.15 V	1.15 V	C0	7.0 A	-40 to 85°C	WLCSP- 20	Tape & Reel	CK	

# **Pin Configuration**




Figure 2. Top View

# **Pin Definitions**

Pin#	Name	Description				
A1	VSEL	<b>Sitage Select</b> . When this pin is LOW, V <sub>OUT</sub> is set by the VSEL0 register. When this pin is GH, V <sub>OUT</sub> is set by the VSEL1 register.				
A2	EN	rable. The device is in Shutdown Mode when this pin is LOW. All register values are kept ring shutdown. All registers go to default values when EN pin is LOW.				
А3	SCL	I <sup>2</sup> C Serial Clock				
A4	VOUT	OUT. Sense pin for VOUT. Connect to COUT.				
B1	SDA	<sup>2</sup> C Serial Data				
B2, B3, C1 – C4	GND	<b>Ground</b> . Low-side MOSFET is referenced to this pin. C <sub>IN</sub> and C <sub>OUT</sub> should be returned with a minimal path to these pins.				
B4	AGND	<b>Analog Ground</b> . All signals are referenced to this pin. Avoid routing high dV/dt AC currents through this pin.				
D1, D2, E1, E2	VIN	Power Input Voltage. Connect to the input power source. Connect to C <sub>IN</sub> with minimal path.				
D3, D4, E3, E4	SW	Switching Node. Connect to the inductor.				

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter					
	Voltage on SW, VIN Pins	IC Not Switching	-0.3	7.0	V		
$V_{IN}$	Voltage on Svv, vilv Pins	IC Switching	-0.3	6.5	V		
	Voltage on All Other Pins	IC Not Switching	-0.3	$V_{IN}^{(1)}$	V		
V <sub>OUT</sub>	Voltage on VOUT Pin	-0.3	3.0	V			
V <sub>INOV_SLEW</sub>	Maximum Slew Rate of V <sub>IN</sub> :		100	V/ms			
ESD	Electrostatic Discharge Protection Level	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	25	500	V		
	Protection Level	Charged Device Model per JESD22-C101	15	500			
TJ	Junction Temperature		-40	+150	°C		
T <sub>STG</sub>	Storage Temperature		-65	+150	°C		
TL	Lead Soldering Temperature	Lead Soldering Temperature, 10 Seconds					

#### Note:

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Supply Voltage Range	2.5		5.5	V
I <sub>OUT</sub>	Output Current	0		5	Α
L	Inductor		0.33		μΗ
C <sub>IN</sub>	Input Capacitor		10		μF
C <sub>OUT</sub>	Output Capacitor		44		μF
T <sub>A</sub>	Operating Ambient Temperature	-40	1	+85	°C
TJ	Operating Junction Temperature	-40		+125	°C

## **Thermal Properties**

Symbol	Parameter	Min.	Тур.	Max.	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>		38		°C/W

#### Note:

2. See Thermal Considerations in the Application Information section.

<sup>1.</sup> Lesser of 7 V or V<sub>IN</sub>+0.3 V.

# **Electrical Characteristics**

Minimum and maximum values are at  $V_{IN}$  = 2.5 V to 5.5 V,  $T_A$ =-40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$ =25°C,  $V_{IN}$  = 5V and EN=HIGH.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Power Su	pplies			I		l
ΙQ	Quiescent Current	I <sub>LOAD</sub> =0		60	100	μΑ
	H/W Shutdown Supply Current	EN=GND		0.1	5.0	μΑ
I <sub>SD</sub>	S/W Shutdown Supply Current	EN= V <sub>IN</sub> , BUCK_ENx=0		41	75	μΑ
$V_{UVLO}$	Under-Voltage Lockout Threshold	V <sub>IN</sub> Rising		2.35	2.45	٧
V <sub>UVHYST</sub>	Under-Voltage Lockout Hysteresis			350		mV
EN, VSEL	, SDA, SCL			I	I	I
V <sub>IH</sub>	HIGH-Level Input Voltage		1.1			V
V <sub>IL</sub>	LOW-Level Input Voltage				0.4	V
V <sub>LHYST</sub>	Logic Input Hysteresis Voltage			160		mV
I <sub>IN</sub>	Input Bias Current for Logic Pin	Input Tied to GND or 1.8V		0.01	1.00	μΑ
PGOOD	7			I		I
I <sub>OUTL</sub>	PGOOD Pull-Down Current				1	mA
l <sub>outh</sub>	PGOOD HIGH Leakage Current			0.01	1.00	μΑ
V <sub>out</sub> Regu	ılation					
$V_{REG}$	V <sub>OUT</sub> DC Accuracy	$I_{OUT(DC)}$ =0 to 5A, Auto Mode, 2.5 V ≤ V <sub>IN</sub> ≤ 4.5 V	-2.0		4.0	%
Power Sw	ritch and Protection					
I <sub>LIMPK</sub>	P-MOS Peak Current Limit	Open Loop	8.5	10.0	11.5	Α
	L + 0V/D 0L + L	Rising Threshold		6.15		V
$V_{SDWN}$	Input OVP Shutdown	Falling Threshold	5.50	5.85		V
Frequency	y Control					
f <sub>SW</sub>	Oscillator Frequency (FPWM)		2.05	2.40	2.75	MHz
R <sub>OFF</sub>	VOUT Pull-Down Resistance, Disabled	EN=0 or V <sub>IN</sub> <v<sub>UVLO</v<sub>		160		Ω

## Note:

3. Monotonicity assured by design.

# **System Characteristics**

The following table is verified by design and verified while using the following external components: L = 0.33  $\mu$ H, DFE252012F (TOKO), CIN = C2012X5R1A106M (TDK), C<sub>OUT</sub> = 2 x C2012X5R0J226M (TDK) These parameters are not verified in production. Minimum and maximum values are at V<sub>IN</sub> = 2.5 V to 5.5 V, V<sub>EN</sub> = 1.8 V, T<sub>A</sub> = -40°C to +85°C; circuit of Figure 1, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 3.6V, V<sub>EN</sub> = 1.8 V.

Symbol	Parameter		Min.	Тур.	Max.	Unit		
$\Delta V_{OUT1}$	Load Regulation	$I_{OUT}=0$ A to 2.5 A, $V_{IN}=3.8$ V (Auto)		0.3		ο/. /Λ		
ΔV <sub>OUT1</sub>	Load negulation	$I_{OUT}$ = 1 A to 5 A, $V_{IN}$ = 3.8 V (PWM)		0.1		- %/A		
$\Delta V_{OUT2}$	Line Regulation	$3.6 \text{ V} \le V_{IN} \le 4.0 \text{ V}, I_{OUT} = 3 \text{ A}$		0.03		%/V		
V	Dipple Voltage	$V_{\text{IN}}$ = 3.8 V, $I_{\text{OUT}}$ = 100 mA, PFM Mode	15			m\/		
V <sub>OUT_RIPPLE</sub>	Ripple Voltage	$V_{\text{IN}}$ = 3.8 V, $I_{\text{OUT}}$ = 2000 mA, PWM Mode		5		mV		
- /		$P_{VIN} = 3.6 \text{ V}, V_{OUT} = 1.15 \text{ V}, I_{OUT} = 100 \text{ mA}$		87				
η	Efficiency	$P_{VIN} = 3.6 \text{ V}, V_{OUT} = 1.15 \text{ V}, I_{OUT} = 500 \text{ mA}$		89		%		
		$P_{VIN} = 3.6 \text{ V}, V_{OUT} = 1.15 \text{ V}, I_{OUT} = 2 \text{ A}$		89				
T <sub>SS</sub>	Soft-Start	EN High to 95% of Target_ $V_{OUT}$ . (1.15 V), $R_{LOAD} = 50~\Omega$		340		μs		
$\Delta V_{ ext{OUT\_LOAD}}$	Load Transient	$I_{OUT} = 0.1 A \Leftrightarrow 1.2 A,$ $T_{R} = T_{F} = 100 \text{ ns}$		±40		mV		
$\Delta V_OUT\_LINE$	Line Transient	$V_{IN} = 3.0 \text{ V} \Leftrightarrow 3.6 \text{ V},$ $T_R = T_F = 10 \mu\text{s}, I_{OUT} = 500 m\text{A}$		±25		mV		
T <sub>LIMIT</sub>	Thermal Shutdown			150		°C		

## **Typical Characteristics**

Unless otherwise specified,  $V_{IN} = 3.6 \text{ V}$ ,  $V_{OUT} = 1.15 \text{ V}$ ,  $V_{EN} = 1.8 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ; circuit and components according to Figure 1.




Figure 3. Efficiency vs. Load Current and Input Voltage






Figure 4. Efficiency vs. Load Current and Temperature




1.185 2.7 Vin 1.18 3.6 Vin 1.175 Output Voltage (V) 4.2 Vin 1.17 1.165 1.16 1.155 1.15 1.145 0 1000 2000 3000 4000 5000 Output Current (mA)

**Output Regulation vs. Load Current and** 

Figure 5. Output Regulation vs. Load Current and Input Voltage, V<sub>OUT</sub>=0.85 V



/oltage, I




Input Voltage, Vout=1.15 V

Figure 8. PFM Entry / Exit Level vs. Input Voltage,  $V_{OUT}=1.15 \text{ V}$ 

Figure 6.

# Typical Characteristics (Continued)

Unless otherwise specified,  $V_{IN} = 3.6 \text{ V}$ ,  $V_{OUT} = 1.15 \text{ V}$ ,  $V_{EN} = 1.8 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ; circuit and components according to Figure 1.






Figure 9. Output Ripple vs. Load Current




Figure 10. Frequency vs. Load Current





Figure 11. Quiescent Current vs. Input Voltage and Temperature, Auto PWM




Vin

Figure 13. Line Transient,  $V_{IN}$  = 3.0 V  $\Leftrightarrow$  3.6 V,  $T_{R}$ = $T_{F}$ =10  $\mu$ s Auto Mode  $I_{OUT}$  = 250 mA

Figure 14. Line Transient,  $V_{IN} = 3.0 \text{ V} \Leftrightarrow 3.6 \text{ V}$ ,  $T_{R}=T_{F}=10 \mu \text{s}$  Auto Mode  $I_{OUT}=2 \text{ A}$ 

# Typical Characteristics (Continued)

Unless otherwise specified,  $V_{IN} = 3.6 \text{ V}$ ,  $V_{OUT} = 1.15 \text{ V}$ ,  $V_{EN} = 1.8 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ; circuit and components according to Figure 1.







Figure 15. Load Transient,  $I_{OUT}$  = 0.1 A  $\Leftrightarrow$ 1.6 A, Auto Mode  $T_R$  =  $T_F$  = 100 ns

Figure 16. Load Transient,  $I_{OUT}$  = 0.1 A  $\Leftrightarrow$ 1.6 A, FPWM Mode  $T_R$  =  $T_F$  = 100 ns






Figure 17. Load Transient,  $I_{OUT}$  = 1.5 A  $\Leftrightarrow$  3 A, Auto Mode  $T_R$  =  $T_F$  = 100 ns

Figure 18. Load Transient,  $I_{OUT}$  = 3.5 A  $\Leftrightarrow$  5 A, Auto Mode  $T_R$  =  $T_F$  = 100 ns

## **Operation Description**

The FAN53202 is a step-down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53202 is capable of delivering 5 A at over 80% efficiency. The regulator operates at a nominal frequency of 2.4 MHz at full load, which reduces the value of the external components to 330 nH for the output inductor and 22  $\mu F$  for the output capacitor. High efficiency is maintained at light load with single-pulse PFM.

The FAN53202 integrates an I<sup>2</sup>C-compatible interface, allowing transfers up to 3.4 Mbps. This communication interface can be used to:

- Dynamically re-program the output voltage in 12.5 mV
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable / disable the regulator.

#### **Control Scheme**

The FAN53202 uses a proprietary non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53202 operates in Discontinuous Current Diode (DCM) single-pulse PFM, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is relatively seamless, providing a smooth transition between DCM and CCM Modes.

PFM can be disabled by programming the MODE bit HIGH in the VSEL registers.

#### **Enable and Soft-Start**

When the EN pin is LOW; the IC is shutdown, all internal circuits are off, and the part draws very little current. In this state, I<sup>2</sup>C cannot be written to or read from. All registers are reset to default values when EN pin is LOW.

When the OUTPUT\_DISCHARGE bit in the CONTROL register is enabled (logic HIGH) and the EN pin is LOW or the BUCK\_ENx bit is LOW, a load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK\_ENx bit is HIGH activates the part and begins the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited during soft-start, allowing the IC to start into a pre-charged capacitive load.

If large output capacitance values are used, the regulator may fail to start. Maximum  $C_{\text{OUT}}$  capacitance for successfully starting with a heavy constant-current load is approximately:

$$C_{\text{OUTMAX}} \approx \left(I_{\text{LIMPK}} - I_{\text{LOAD}}\right) \bullet \frac{320\,\mu}{V_{\text{OUT}}} \tag{1}$$

where  $C_{\text{OUTMAX}}$  is expressed in  $\mu\text{F}$  and  $I_{\text{LOAD}}$  is the load current during soft-start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters 3-state before reattempting soft-start 1700 ms later. This limits the duty cycle of full output current during soft-start to prevent excessive heating.

The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK\_EN bits. BUCK\_EN0 and BUCK EN1 are both initialized HIGH.

Table 1. Hardware and Software Enable

F	Pins	BI	TS	
EN	VSEL	BUCK_EN0	BUCK_EN1	Output
0	Х	X	Х	OFF
1	0	0	X	OFF
1	0	1	X	ON
1	1	X	0	OFF
1	1	Х	1	ON

# VSEL Pin and I<sup>2</sup>C Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output voltage is given as:

$$V_{OUT} = 0.60V + NSELx \bullet 12.5mV$$
 (2)

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to VSEL0 and VSEL HIGH corresponds to VSEL1. Upon POR, VSEL0 and VSEL1 are reset to their default voltages, shown in Table 5.

## **Transition Slew Rate Limiting**

When transitioning from a low- to high-voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the CONTROL register (Table 5 and Table 6).

Table 2. Transition Slew Rate

Decimal	Bin	Slew Rate		
0	000	80	mV / μs	
1	001	40	mV / μs	
2	010	20	mV / μs	
3	011	10	mV / μs	
4	100	5	mV / μs	
5	101	2.5	mV / μs	
6	6 110		mV / μs	
7	7 111		mV / μs	

Transitions from high to low voltage rely on the output load to discharge VOUT to the new set point. Once the high-to-low transition begins, the IC stops switching until VOUT has reached the new set point.

## **Under-Voltage Lockout**

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises HIGH enough to properly operate. This ensures proper operation of the regulator during startup or shutdown.

#### Input Over-Voltage Protection (OVP)

When  $V_{\text{IN}}$  exceeds  $V_{\text{SDWN}}$  (about 6.2 V) the IC stops switching to protect the circuitry from internal spikes above 6.5 V. An internal filter prevents the circuit from shutting down due to noise spikes.

## **Current Limiting**

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. Sixteen consecutive current limit cycles in current limit cause the regulator to shut down and stay off for about 1700  $\mu s$  before attempting a restart.

## **Thermal Shutdown**

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 17°C hysteresisl<sup>2</sup>C Interface

## I<sup>2</sup>C Interface

The FAN53202's serial interface is compatible with Standard, Fast, Fast Plus, and HS Mode I<sup>2</sup>C-Bus® specifications. The FAN53202's SCL line is an input and its SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

## I<sup>2</sup>C Slave Address

In hex notation, the slave address assumes a 0 LS Bit. The hex slave address is C0.

Table 3. I<sup>2</sup>C Slave Address

Цом	Bits							
Hex	7	6	5	4	3	2	1	0
C0	1	1	0	0	0	0	0	R/W

Other slave addresses can be assigned. Contact a Fairchild Semiconductor representative.

## **Bus Timing**

As shown in Figure 19, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.






Figure 19. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 20



A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 21.



During a read from the FAN53202, the master issues a REPEATED START after sending the register address, and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 22.




Figure 22. REPEATED START Timing

## High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical, except the bus speed for HS mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition. The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 20 that causes all slaves on the bus to switch to HS Mode. The master then sends  $I^2C$  packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure 21) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 22) Read and Write Transactions.

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the




Table 4. I<sup>2</sup>C Bit Definitions for Figure 23 & Figure 24

	J
Symbol	Definition
R	REPEATED START, see Figure 22
Р	STOP, see Figure 21
S	START, see Figure 20
Α	ACK. The slave drives SDA to 0 to acknowledge the preceding packet.
Ā	NACK. The slave sends a 1 to NACK the preceding packet.
R	REPEATED START, see Figure 22
Р	STOP, see Figure 21



Figure 23. Write Transaction



Figure 24. Read Transaction

# **Register Description**

Table 5. Map

Hex Address	Name	Function
00	VSEL0	Controls V <sub>OUT</sub> settings when VSEL pin = 0
01	VSEL1	Controls V <sub>OUT</sub> settings when VSEL pin = 1
02	CONTROL	Determines whether $V_{\text{OUT}}$ output discharge is enabled and also the slew rate of positive transitions
03	ID1	Read-only register identifies vendor and chip type
04	ID2	Read-only register identifies die revision
05	MONITOR	Indicates device status

Table 6. Bit Definitions

The following table defines the operation of each register bit. Bold indicates power-on default values.

Bit	Name	Value	Description		
VSE	L0 R/W	Register A	ddress: 00		
7	BUCK_EN0	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.		
_	MODE0	0	Allow Auto-PFM Mode during light load.		
6		1	Forced PWM Mode.		
5:0	NSEL0		Sets V <sub>OUT</sub> value from 0.6V to 1.3875 V in 12.5 mV steps		
VSE	L1 R/W	Register A	ddress: 01		
7	BUCK_EN1	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.		
	MODE	0	Allow AUTO-PFM Mode during light load.		
6	MODE1	1	Forced PWM Mode.		
5:0	NSEL1		Sets V <sub>OUT</sub> value from 0.6V to 1.3875 V in 12.5 mV steps		
CON	TROL R/W	Register A	ddress: 02		
	OUTPUT_DISCHARGE	0	When the regulator is disabled, V <sub>OUT</sub> is not discharged.		
7		1	When the regulator is disabled, V <sub>OUT</sub> discharges through an internal pull-down.		
6:4	SLEW	000	Sets the slew rate for positive voltage transitions (see Table 2).		
3	Reserved	0	Always reads back 0		
2	Reserved	0	Always reads back 0		
1:0	Reserved	00	Always reads back 00		
ID1	R	Register A	ddress: 03		
7:5	VENDOR	100	Signifies Fairchild as the IC vendor		
4	Reserved	0	Always reads back 0		
3:0	DIE_ID	0000	Refer to ordering information		
ID2	D2 R Register Address: 04		ddress: 04		
7:4	Reserved	0000	Always reads back 0000		
3:0	DIE_REV	1100	IC mask revision		
MON	IITOR R	Register A	ddress: 05		
7	PGOOD	0	1: buck is enabled and soft-start is completed		
6:0	Not used	000 0000	Always reads back 000 0000		

## **Application Information**

## Selecting the Inductor

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.

The ripple current ( $\Delta I$ ) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{N}} \bullet \left(\frac{V_{N} - V_{OUT}}{L \bullet f_{SW}}\right)$$
 (3)

The maximum average load current,  $I_{MAX(LOAD),}$  is related to the peak current limit,  $I_{LIM(PK)}$ , by the ripple current such that:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (4)

The FAN53202 is optimized for operation with L=330 nH, but is stable with inductances up to 1.0  $\mu$ H (nominal). The inductor should be rated to maintain at least 80% of its value at I<sub>LIM(PK)</sub>. Failure to do so will lower the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since  $\Delta I$  increases, the RMS current increases, as do core and skin-effect losses.

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (5)

The increased RMS current produces higher losses through the  $R_{\text{DS(ON)}}$  of the IC MOSFETs as well as the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Table 7. Effects of Inductor Value (from 330 nH Recommended) on Regulator Performance

I <sub>MAX(LOAD)</sub>	$\Delta V_{OUT}^{(Eq.(7))}$	Transient Response		
Increase	Decrease	Degraded		

## **Inductor Current Rating**

The current limit circuit can allow substantial peak currents to flow through L1 under worst-case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

For space-constrained applications, a lower current rating for L1 can be used. The FAN53202 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor.

## Output Capacitor and Vout Ripple

The reference BOM suggests 0805 capacitors, but 0603 capacitors may be used if space is at a premium. Due to

voltage effects, the 0603 capacitors have a lower incircuit capacitance than the 0805 package, which can degrade transient response and output ripple.

Increasing  $C_{OUT}$  has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple,  $\Delta V_{OUT}$ , is calculated by:

$$\Delta V_{OUT} = \Delta I_{L} \left[ \frac{f_{SW} \cdot C_{OUT} \cdot ESR^{2}}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right]$$
 (6)

where C<sub>OUT</sub> is the effective output capacitance.

The capacitance of  $C_{OUT}$  decreases at higher output voltages, which results in higher  $\Delta V_{OUT}$ . Equation (6) is only valid for Continuous Current Mode (CCM) operation, which occurs when the regulator is in PWM Mode.

For large  $C_{OUT}$  values, the regulator may fail to start under a load. If an inductor value greater than 1.0  $\mu$ H is used, at least 30  $\mu$ F of  $C_{OUT}$  should be used to ensure stability.

The lowest  $\Delta V_{OUT}$  is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz. In PFM Mode,  $f_{SW}$  is reduced, causing  $\Delta V_{OUT}$  to increase.

#### **ESL Effects**

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square-wave component of output ripple that results from the division ratio  $C_{\text{OUT}}$  ESL and the output inductor ( $L_{\text{OUT}}$ ). The square-wave component due to the ESL can be estimated as:

$$\Delta V_{OUT(SQ)} \approx V_{IN} \bullet \frac{ESL_{COUT}}{L1}$$
 (7)

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired  $C_{\text{OUT}}$  value. For example, to obtain  $C_{\text{OUT}}{=}20~\mu\text{F}$ , a single  $22~\mu\text{F}$  0805 would produce twice the square wave ripple as two x 10  $\mu\text{F}$  0805.

To minimize ESL, try to use capacitors with the lowest ratio of length to width. 0805s have lower ESL than 1206s. If low output ripple is a chief concern, some vendors produce 0508 or 0612 capacitors with ultra-low ESL. Placing additional small-value capacitors near the load also reduces the high-frequency ripple components.

#### **Input Capacitor**

The ceramic input capacitors should be placed as close as possible between the VIN pin and PGND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between  $C_{\text{IN}}$  and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and  $C_{\text{IN}}$ .

The effective  $C_{\text{IN}}$  capacitance value decreases, as  $V_{\text{IN}}$  increases due to DC bias effects. This has no significant impact on regulator performance.

#### **Thermal Considerations**

Heat is removed from the IC through the solder bumps to the PCB copper. The junction-to-ambient thermal resistance  $(\theta_{JA})$  is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient  $(\Delta T)$ .

For the FAN53202UC,  $\theta_{JA}$  is 38°C/W when mounted on its four-layer evaluation board in still air with two-ounce outer layer copper weight and one-ounce inner layers. Halving the copper thickness results in an increased  $\theta_{JA}$  of 48°C/W.

For long-term reliable operation, the IC's junction temperature (T<sub>.I</sub>) should be maintained below 125°C.

To calculate maximum operating temperature (≤125°C) for a specific application:

- 1. Use efficiency graphs to determine efficiency for the desired  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$ , and load conditions.
- Calculate total power dissipation using:

$$P_{\tau} = V_{OUT} \times I_{LOAD} \times \left(\frac{1}{\eta} - 1\right)$$
 (8)

where  $\eta$  is efficiency from Figure 3 and Figure 4.

Estimate inductor copper losses using:

$$P_{I} = I_{I,OAD}^{2} \times DCR_{I} \tag{9}$$

3. Determine IC losses by removing inductor losses (step 3) from total dissipation:

$$P_{\mathcal{C}} = P_{\mathcal{T}} - P_{\mathcal{L}} \tag{10}$$

4. Determine device operating temperature:

$$\Delta T = P_{IC} \times \Theta_{JA}$$
 and (11)
$$T_{IC} = T_A + \Delta T$$

It is important to note that the  $R_{DS(ON)}$  of the IC's power MOSFETs increases linearly with temperature at about 1.21%/°C. This causes the efficiency  $(\eta)$  to degrade with increasing die temperature.

## **Recommended External Components**

Table 8. Recommended Capacitors


Component	Quantity	Vendor	Vendor	C (µF)	Size	Rated
C <sub>OUT</sub>	2 Pieces	C2012X5R0J226M	TDK	22	0805	6.3 V
C <sub>IN</sub>	1 Piece	C2012X5R1A106M	TDK	10	0805	6.3 V

Table 9. Recommended Inductors

Manufacturer	rer Part#		DCR (mΩ)	I <sub>SAT</sub> <sup>(4)</sup>	// L	W	Н
TOKO <sup>(4)</sup>	O <sup>(4)</sup> DFE201610E-R47M		16	6.3	2.0	1.6	1.0
TOKO DFE252012F_R33M		330	14	8.5	2.5	2.0	1.2
TOKO FDSD0412-H-R33M		330	16	10	4.0	4.0	1.2
Mag. Layers MMD-04ABNR33M-M1-RU		330	12.5	7.5	4.5	4.1	1.2
CYNTEC PIMB041B-R33MS		330	17	8.4	4.4	4.2	1.0
TDK VLC5020T-R47M		470	15	5.4	5.0	5.0	2.0

#### Note:

4. This inductor is recommended for applications with  $I_{OUT} < 3$  A.






Figure 27. Guidance for Layer 3





Figure 28. Remote Sensing Schematic



# **Physical Dimensions**




Figure 30. 20-Ball, Wafer-Level Chip-Scale Package (WLCSP), 4x5 Array, 0.4 mm Pitch, 250 µm Ball

## **Product-Specific Dimensions**

Product	D	E	X	Υ	
FAN53202UC23X	2.015 ±0.03	1.615 ±0.03	0.2075	0.2075	





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

F-PES™ FRFET® AttitudeEngine™ Global Power Resource SM Awinda<sup>®</sup> AX-CAP®\* Green Bridge™ BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™ CorePLUS™ Gmax™ CorePOWER™ GTO™ CROSSVOLT" IntelliMAX™ CTL™ ISOPLANAR™

Current Transfer Logic™ Making Small Speakers Sound Louder
DEUXPEED® and Better™
Dual Cool™ MegaBuck™
EcoSPARK® MICROCOUPLER™

EcoSPARK® EfficientMax™ ESBC™

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®

FAST®
FastvCore™
FETBench™
FPS™

OPTOPLANAR®

Power Supply WebDesigner™

PowerXS<sup>TM</sup>

Programmable Active Droop™

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-8
SuperSOT™-8
SuperSOT™-8
SuperMOS®
SyncFET™
Sync-Lock™

TinyBoost®
TinyBoost®
TinyBouck®
TinyCalc™
TinyLogic®
TinyLogic®
TinyPower™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®\*
uSerDes™

/ SorDes\*
UHC™
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
Xsens™

仙童™

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

MicroFET\*\*

MicroPak™

MicroPak2™

Miller Drive™

MotionMax™

MotionGrid®

MTi<sup>®</sup>

MTx<sup>®</sup>

MVN®

m\MSaver<sup>6</sup>

OntoHiT<sup>TM</sup>

OPTOLOGIC®

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <a href="http://www.fairchildsemi.com/">http://www.fairchildsemi.com/</a>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Definition of Terms					
Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed Full Producti		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 174