

April 2015

FAN53202 5 A, 2.4 MHz, Digitally Programmable TinyBuck® Regulator

Features

- Up to 91% Efficiency
- Quiescent Current in PFM Mode: 60 µA (Typical)
- **Digitally Programmable Output Voltage:** 0.6-1.3875 V in 12.5 mV Steps
- Best-in-Class Load Transient
- Continuous Output Current Capability: 5 A
- 2.5 V to 5.5 V Input Voltage Range
- **Programmable Slew Rate for Voltage Transitions**
- **Fixed-Frequency Operation: 2.4 MHz**
- \blacksquare \blacksquare ²C-Compatible Interface Up to 3.4 Mbps
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 20-Bump Wafer-Level Chip Scale Package (WLCSP)

Applications

- **Application, Graphic, and DSP Processors**
- ARM™, Krait™, OMAP™, NovaThor™, ARMADA™
- Hard Disk Drives
- Tablets, Netbooks, Ultra-Mobile PCs
- Smart Phones
- Gaming Devices

Description

The FAN53202 is a step-down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5 V to 5.5 V. The output voltage is programmed through an I^2C interface capable of operating up to 3.4 MHz.

Using a proprietary architecture with synchronous rectification, the FAN53202 is capable of delivering 5 A continuous at over 80% efficiency, while maintaining over 80% efficiency at load currents as low as 10 mA. The device can also support a 7 A 500 ms pulse. The regulator operates at a nominal fixed frequency of 2.4 MHz, which reduces the value of the external components to 330 nH for the inductor and as low as 22 µF for the output capacitor. Additional output capacitance can be added to improve regulation during load transients without affecting stability. Inductance up to 1.2 µH may be used with additional output capacitance.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate in Power-Save Mode with a typical quiescent current of 60 µA. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 2.4 MHz. In Shutdown Mode, the supply current drops below 1 µA, reducing power consumption. PFM Mode can be disabled if constant frequency is desired. The FAN53202 is available in a 20-bump, 1.6 x 2 mm, WLCSP.

All trademarks are the property of their respective owners.

Ordering Information

Pin Configuration

Pin Definitions

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Note:

1. Lesser of 7 V or $V_{IN}+0.3$ V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Thermal Properties

Note:

2. *See Thermal Considerations in the Application Information section.*

Electrical Characteristics

Minimum and maximum values are at V_{IN} = 2.5 V to 5.5 V, T_A=-40°C to +85°C, unless otherwise noted. Typical values are at T $_A=$ 25°C, V $_N$ = 5V and EN=HIGH.

Note:

3. Monotonicity assured by design.

© 2015 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN53202 • Rev. 1.0 4

System Characteristics

The following table is verified by design and verified while using the following external components: L = 0.33 μ H, <code>DFE252012F</code> (TOKO), CIN = C2012X5R1A106M (TDK), C $_{\rm{OUT}}$ = 2 x C2012X5R0J226M (TDK) These parameters are not verified in production. Minimum and maximum values are at $V_{IN} = 2.5 V$ to 5.5 V, $V_{EN} = 1.8 V$, $T_A = -40^{\circ}C$ to +85 $^{\circ}C$; circuit of [Figure 1,](#page-0-0) unless otherwise noted. Typical values are at $T_A = 25^{\circ}$ C, $V_{IN} = 3.6V$, $V_{EN} = 1.8 V$.

Typical Characteristics

Unless otherwise specified, V_{IN} = 3.6 V, V_{OUT} = 1.15 V, V_{EN} = 1.8 V, T_A = 25°C; circuit and components according to [Figure 1.](#page-0-0)

Figure 7. PFM Entry / Exit Level vs. Input Voltage, VOUT=0.85 V

Figure 4. Efficiency vs. Load Current and Temperature

Figure 8. PFM Entry / Exit Level vs. Input Voltage, V_{OUT} =1.15 V

Typical Characteristics (Continued)

Unless otherwise specified, V_{IN} = 3.6 V, V_{OUT} = 1.15 V, V_{EN} = 1.8 V, T_A = 25°C; circuit and components according to [Figure 1.](#page-0-0)

Typical Characteristics (Continued)

Unless otherwise specified, V_{IN} = 3.6 V, V_{OUT} = 1.15 V, V_{EN} = 1.8 V, T_A = 25°C; circuit and components according to [Figure 1.](#page-0-0)

Operation Description

The FAN53202 is a step-down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53202 is capable of delivering 5 A at over 80% efficiency. The regulator operates at a nominal frequency of 2.4 MHz at full load, which reduces the value of the external components to 330 nH for the output inductor and 22μ F for the output capacitor. High efficiency is maintained at light load with single-pulse PFM.

The FAN53202 integrates an I^2C -compatible interface, allowing transfers up to 3.4 Mbps. This communication interface can be used to:

- **Dynamically re-program the output voltage in** 12.5 mV
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable / disable the regulator.

Control Scheme

The FAN53202 uses a proprietary non-linear, fixedfrequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53202 operates in Discontinuous Current Diode (DCM) single-pulse PFM, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is relatively seamless, providing a smooth transition between DCM and CCM Modes.

PFM can be disabled by programming the MODE bit HIGH in the VSEL registers.

Enable and Soft-Start

When the EN pin is LOW; the IC is shutdown, all internal circuits are off, and the part draws very little current. In this state, I^2C cannot be written to or read from. All registers are reset to default values when EN pin is LOW.

When the OUTPUT DISCHARGE bit in the CONTROL register is enabled (logic HIGH) and the EN pin is LOW or the BUCK ENx bit is LOW, a load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK_ENx bit is HIGH activates the part and begins the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited during soft-start, allowing the IC to start into a pre-charged capacitive load.

If large output capacitance values are used, the regulator may fail to start. Maximum C_{OUT} capacitance for successfully starting with a heavy constant-current load is approximately:

$$
C_{\text{outmax}} \approx (I_{\text{LMPK}} - I_{\text{LOAD}}) \bullet \frac{320 \mu}{V_{\text{out}}} \tag{1}
$$

where C_{OUTMAX} is expressed in μ F and I_{LOAD} is the load current during soft-start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters 3-state before reattempting soft-start 1700 ms later. This limits the duty cycle of full output current during soft-start to prevent excessive heating.

The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK_EN bits. BUCK_EN0 and BUCK_EN1 are both initialized HIGH.

Table 1. Hardware and Software Enable

Pins		BITS			
EN		VSEL BUCK_EN0 BUCK_EN1		Output	
			x	OFF	
			x	OFF	
			χ	ON	
				OFF	
				ON	

VSEL Pin and I²C Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output voltage is given as:

$$
V_{\text{OUT}} = 0.60V + \text{NSELx} \bullet 12.5mV \tag{2}
$$

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to VSEL0 and VSEL HIGH corresponds to VSEL1. Upon POR, VSEL0 and VSEL1 are reset to their default voltages, shown i[n Table 5.](#page-11-0)

Transition Slew Rate Limiting

When transitioning from a low- to high-voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the CONTROL register [\(Table 5](#page-11-0) an[d Table 6\)](#page-11-1).

Transitions from high to low voltage rely on the output load to discharge VOUT to the new set point. Once the high-to-low transition begins, the IC stops switching until VOUT has reached the new set point.

Under-Voltage Lockout

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises HIGH enough to properly operate. This ensures proper operation of the regulator during startup or shutdown.

Input Over-Voltage Protection (OVP)

When V_{IN} exceeds V_{SDWN} (about 6.2 V) the IC stops switching to protect the circuitry from internal spikes above 6.5 V. An internal filter prevents the circuit from shutting down due to noise spikes.

Current Limiting

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. Sixteen consecutive current limit cycles in current limit cause the regulator to shut down and stay off for about 1700 μ s before attempting a restart.

Thermal Shutdown

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 17°C hysteresis²C Interface

I ²C Interface

The FAN53202's serial interface is compatible with Standard, Fast, Fast Plus, and HS Mode I²C-Bus® specifications. The FAN53202's SCL line is an input and its SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

I ²C Slave Address

In hex notation, the slave address assumes a 0 LS Bit. The hex slave address is C0.

Table 3. I²C Slave Address

Other slave addresses can be assigned. Contact a Fairchild Semiconductor representative.

Bus Timing

As shown in [Figure 19,](#page-10-0) data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.

Figure 19. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in [Figure 20](#page-10-1)

A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in [Figure 21.](#page-10-2)

During a read from the FAN53202, the master issues a REPEATED START after sending the register address. and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in [Figure 22.](#page-10-3)

High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical, except the bus speed for HS mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition. The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition [\(Figure 20](#page-10-1) that causes all slaves on the bus to switch to HS Mode. The master then sends I^2C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit [\(Figure 21\)](#page-10-2) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions [\(Figure 22\)](#page-10-3) Read and Write Transactions.

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the

packet. defined	as		Master Drives Bus	and
Slave Drives Bus		All addresses and data are MSB		

first.

Table 4. I²C Bit Definitions for [Figure 23](#page-10-4) & [Figure 24](#page-10-5)

Register Description

Table 5. Map

Table 6. Bit Definitions

The following table defines the operation of each register bit. Bold indicates power-on default values.

Application Information

Selecting the Inductor

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.

The ripple current (∆I) of the regulator is:

$$
\Delta l \approx \frac{V_{OUT}}{V_N} \bullet \left(\frac{V_N - V_{OUT}}{L \bullet f_{SW}}\right) \tag{3}
$$

The maximum average load current, $I_{MAX(LOAD)}$ is related to the peak current limit, $I_{LIM(PK)}$, by the ripple current such that:

$$
I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}
$$
 (4)

The FAN53202 is optimized for operation with L=330 nH, but is stable with inductances up to 1.0 μ H (nominal). The inductor should be rated to maintain at least 80% of its value at $I_{LIM(PK)}$. Failure to do so will lower the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since ∆I increases, the RMS current increases, as do core and skin-effect losses.

$$
I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}
$$
 (5)

The increased RMS current produces higher losses through the $R_{DS(ON)}$ of the IC MOSFETs as well as the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Table 7. Effects of Inductor Value (from Recommended) on Regulator **Performance**

Inductor Current Rating

The current limit circuit can allow substantial peak currents to flow through L1 under worst-case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

For space-constrained applications, a lower current rating for L1 can be used. The FAN53202 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor.

Output Capacitor and V_{OUT} Ripple

The reference BOM suggests 0805 capacitors, but 0603 capacitors may be used if space is at a premium. Due to voltage effects, the 0603 capacitors have a lower incircuit capacitance than the 0805 package, which can degrade transient response and output ripple.

Increasing C_{OUT} has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is calculated by:

$$
\Delta V_{OUT} = \Delta I_L \left[\frac{f_{SW} \cdot C_{OUT} \cdot ESR^2}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right] \tag{6}
$$

where C_{OUT} is the effective output capacitance.

The capacitance of C_{OUT} decreases at higher output voltages, which results in higher ∆V_{OUT}. Equation [\(6\)](#page-12-1) is only valid for Continuous Current Mode (CCM) operation, which occurs when the regulator is in PWM Mode.

For large C_{OUT} values, the regulator may fail to start under a load. If an inductor value greater than 1.0μ H is used, at least 30 μ F of C_{OUT} should be used to ensure stability.

The lowest ΔV_{OUT} is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz. In PFM Mode, f_{SW} is reduced, causing ΔV_{OUT} to increase.

ESL Effects

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square-wave component of output ripple that results from the division ratio C_{OUT} ESL and the output inductor (L_{OUT}). The square-wave component due to the ESL can be estimated as:

$$
\Delta V_{OUT(SQ)} \approx V_{IN} \bullet \frac{ESL_{COUT}}{L1}
$$
 (7)

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired C_{OUT} value. For example, to obtain $C_{\text{OUT}}=20 \mu F$, a single 22 μF 0805 would produce twice the square wave ripple as two x 10 µF 0805.

To minimize ESL, try to use capacitors with the lowest ratio of length to width. 0805s have lower ESL than 1206s. If low output ripple is a chief concern, some vendors produce 0508 or 0612 capacitors with ultra-low ESL. Placing additional small-value capacitors near the load also reduces the high-frequency ripple components.

Input Capacitor

The ceramic input capacitors should be placed as close as possible between the VIN pin and PGND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between C_{IN} and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and C_{IN}.

The effective C_{IN} capacitance value decreases, as V_{IN} increases due to DC bias effects. This has no significant impact on regulator performance.

(9)

Thermal Considerations

Heat is removed from the IC through the solder bumps to the PCB copper. The junction-to-ambient thermal resistance (θ_{JA}) is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient (ΔT) .

For the FAN53202UC, θ_{JA} is 38°C/W when mounted on its four-layer evaluation board in still air with two-ounce outer layer copper weight and one-ounce inner layers. Halving the copper thickness results in an increased θ_{JA} of 48°C/W.

For long-term reliable operation, the IC's junction temperature (T_J) should be maintained below 125 $\mathrm{°C}$.

To calculate maximum operating temperature (<125°C) for a specific application:

- 1. Use efficiency graphs to determine efficiency for the desired V_{IN} , V_{OUT} , and load conditions.
- 2. Calculate total power dissipation using:

$$
P_T = V_{OUT} \times I_{LOAD} \times \left(\frac{1}{\eta} - 1\right)
$$
 (8)

where η is efficiency from [Figure 3](#page-5-0) and [Figure 4.](#page-5-1)

Recommended External Components

Table 8. Recommended Capacitors

Table 9. Recommended Inductors

Note:

4. This inductor is recommended for applications with $I_{\text{OUT}} < 3$ A.

 $P_{L} = I_{LOAD}^{2} \times DCR_{L}$

3. Determine IC losses by removing inductor losses (step 3) from total dissipation:

$$
P_{\text{IC}} = P_{\text{T}} - P_{\text{L}} \tag{10}
$$

4. Determine device operating temperature:

Estimate inductor copper losses using:

$$
\Delta T = P_{iC} \times \Theta_{JA}
$$

and

$$
T_{iC} = T_A + \Delta T
$$
 (11)

It is important to note that the $R_{DS(ON)}$ of the IC's power MOSFETs increases linearly with temperature at about 1.21%/ $^{\circ}$ C. This causes the efficiency (n) to degrade with increasing die temperature.

— 5 A, 2.4 MHz, Digitally Programmable TinyBuck

 Regulator

FAN53202

Product-Specific Dimensions

FAN53202

FAN53202-

ហ

— 5 A, 2.4 MHz, Digitally Programmable TinyBuck

A, 2.4 MHz, Digitally Programmable TinyBuck® Regulator

 Regulator

Obsolete

Not In Production