

## MAX41473/MAX41474

## 290MHz to 960MHz ASK/FSK Receiver with I<sup>2</sup>C Interface

### General Description

The MAX41473/MAX41474 are high-performance, low-power receivers ideal for amplitude shift-keyed (ASK) and frequency shift-keyed (FSK) data. The receivers can be configured for three popular sub-1GHz bands while using a single low-cost 16MHz crystal: 287MHz to 320MHz, 425MHz to 480MHz, and 860MHz to 960MHz.

The MAX41473/MAX41474 are capable of ASK or FSK reception, and are also fully programmable through the I<sup>2</sup>C interface. In addition to the programmable option, the MAX41473/MAX41474 provide a preset option where no programming is required for defined configurations. The design allows for single wire operation to an external microcontroller.

The receiver has excellent RF sensitivity and allows input signals up to 0dBm of power at the RF input. With an integrated IF filter, a few external components, and low operating/power-down currents, the MAX41473/MAX41474 receivers are ideal for cost- and power-sensitive applications. The chips also include a low-noise amplifier (LNA), fully differential image-rejection mixer, on-chip phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO), received signal strength indicator (RSSI), and digital demodulation.

The devices operate in the 1.8V to 3.6V supply voltage range and also feature a power-saving, fully programmable, self-polling (duty cycling) mode with preamble detection and interrupt output to wake up an external microcontroller unit (MCU).

The parts are available in a 12-pin thin QFN (TQFN) package and are specified for the -40°C to +105°C extended temperature range.

### Applications


- Home Automation and Security
- Building Access Control
- Garage Door Openers (GDO)
- Remote Keyless Entry (RKE)
- Tire Pressure Monitoring Systems (TPMS)
- Restaurant Paggers

### Benefits and Features

- Low Bill of Materials (BOM)
  - No External Balun, No External Filter, etc.
  - Single Low-Cost 16MHz External Crystal
- Long Range with High Sensitivity
- Low Power Consumption
  - 9mA Operating Supply Current
  - 10nA Power-Down Current
- Self-Polling (Remote Wake-Up) for Reduced Power
  - Preamble Detection with Interrupt Output
  - Average Current as Low as 350µA
  - Duty Cycle Less Than 1% Capable
  - Fast Startup Time
- Automatic Gain Control (AGC) Adjusted Digital RSSI
- Automatic Frequency Control (AFC)
- Fast Frequency Switching Frac-N Synthesizer
- 33dB Calibrated Image Rejection
- Passes ETSI Category 2 Blocking Requirements
- ±2.5kV HBM ESD Protection, ±4kV on LNA Input
- Up to 200kbps Data Rate (NRZ)
- 1.8V to 3.6V Supply Voltage
- -40°C to +105°C Operating Temperature Range
- 4mm x 4mm, 12-TQFN with 0.8mm Pitch

[Ordering Information](#) appears at end of data sheet.

Simplified Block Diagram



---

**TABLE OF CONTENTS**


---

General Description . . . . .	1
Applications . . . . .	1
Benefits and Features . . . . .	1
Simplified Block Diagram . . . . .	2
Absolute Maximum Ratings . . . . .	7
Package Information . . . . .	7
12 TQFN . . . . .	7
Electrical Characteristics . . . . .	7
Typical Operating Characteristics . . . . .	12
Pin Configuration . . . . .	15
Pin Description . . . . .	15
Functional Diagrams . . . . .	17
Detailed Description . . . . .	18
Programming and Preset Modes . . . . .	18
Preset Frequencies and Configurations . . . . .	18
Power States . . . . .	19
Power States - Preset . . . . .	19
State Diagram . . . . .	19
State Diagram - Preset . . . . .	20
State Transition Time - Preset . . . . .	21
Self-Polling Mode . . . . .	21
Preamble Detector . . . . .	21
DATA Pin . . . . .	22
Selection of Intermediate Frequency . . . . .	23
Selection of Channel Filter . . . . .	23
Demodulator Configuration . . . . .	23
Automatic Gain Control (AGC) . . . . .	24
Received Signal Strength Indicator (RSSI) . . . . .	25
RSSI Output Pin . . . . .	26
Automatic Frequency Control (AFC) . . . . .	26
Frequency Error Indicator (FEI) . . . . .	27
AFC Freeze upon Preamble Detection . . . . .	27
Recommended Data Rate and Post Demodulation Filter . . . . .	27
ASK Decision Threshold . . . . .	28
Lower Bound of ASK Decision Threshold . . . . .	28
Squelching ASK Receiver . . . . .	29
Receiver Sensitivity . . . . .	30
ASK Receiver Configurations . . . . .	30

**TABLE OF CONTENTS (CONTINUED)**

FSK Receiver Configurations .....	31
Modulation Index Equals Approximately 0.8 .....	32
Two-Wire I <sup>2</sup> C Serial Interface .....	33
START and STOP Conditions .....	34
Acknowledge and Not-Acknowledge Conditions .....	34
Slave Address .....	34
Write Cycle .....	34
Read Cycle .....	35
Crystal (XTAL) Oscillator .....	35
Crystal Divider .....	36
Crystal Frequency in Preset Mode .....	36
Phase-Locked Loop (PLL) .....	36
Frequency Programming .....	36
Clock Data Recovery .....	37
Clock Recovery for Preset .....	37
Power Supply .....	37
Low-Noise Amplifier (LNA) .....	37
Mixer .....	37
Receiver Latency .....	38
NRZ Format .....	38
Image Rejection Calibration .....	38
Register Map .....	40
Memory Map .....	40
Register Details .....	41
Applications Information .....	52
Programming Quick Start .....	52
Programming Guide .....	53
Frequency Acquisition .....	53
Frequency Acquisition Example #1 .....	54
Frequency Acquisition Example #2 .....	54
Frequency Acquisition Example #3 .....	54
Frequency Tracking .....	55
Self-Polling Example .....	55
Typical Application Circuit .....	56
I <sup>2</sup> C Mode (PRESET_I2C = V <sub>DD</sub> ) .....	56
Preset Mode (PRESET_I2C = OPEN or GND) .....	57
Ordering Information .....	57
Revision History .....	58

---

**LIST OF FIGURES**

---

Figure 1. I <sup>2</sup> C Serial Interface Timing Diagram .....	11
Figure 2. State Diagram .....	20
Figure 3. Wake-Up Timer in Self-Polling Mode .....	21
Figure 4. AGC and RSSI .....	25
Figure 5. RSSI Pin Output Format .....	26
Figure 6. I2C Write .....	34
Figure 7. I2C Read .....	34
Figure 8. I2C Burst Write .....	35

---

**LIST OF TABLES**


---

Table 1. Preset Frequencies .....	18
Table 2. Preset Configurations .....	19
Table 3. Supply Current in Four Power States .....	19
Table 4. State Transition Time .....	20
Table 5. State Transition Time in Preset Mode .....	21
Table 6. Manchester Encoding for Preamble .....	22
Table 7. PREAM_LEN Limitation for Guaranteed Detection .....	22
Table 8. Intermediate Frequency Selection .....	23
Table 9. Channel Filter Selection .....	23
Table 10. Recommended Programming of DEMOD_TCTRL .....	23
Table 11. Options of FSK Demodulator Configuration for 400kHz IF (IF_SEL = 0) .....	23
Table 12. Options of FSK Demodulator Configuration for 200kHz IF (IF_SEL = 1) .....	24
Table 13. AGC Operating Modes .....	25
Table 14. AGC Fine-Tuning for Data Rate .....	25
Table 15. Post Demodulation Filter Bandwidth .....	28
Table 16. Programming of ATH_TC .....	28
Table 17. Programming of ATH_GC .....	28
Table 18. Lookup Table for MU1 .....	29
Table 19. Lookup Table for MU2 .....	29
Table 20. ASK Receiver for 400kHz IF .....	30
Table 21. ASK Receiver for 200kHz IF .....	30
Table 22. FSK Receiver for 400kHz IF .....	31
Table 23. FSK Receiver for 200kHz IF .....	32
Table 24. FSK Receiver for 400kHz IF .....	32
Table 25. FSK Receiver for 200kHz IF .....	33
Table 26. Required Crystal Divider Programming .....	36
Table 27. LODIV Setting .....	36
Table 28. Clock Data Recovery Operation Mode .....	37
Table 29. Programming of LD_BW and LD_BUF .....	38
Table 30. Quick Start Configurations .....	52
Table 31. AFC Pull-In Range (for 16MHz Crystals) .....	53

### Absolute Maximum Ratings

V <sub>DD</sub> to GND.....	-0.3V to +4V	Continuous Power Dissipation (Multilayer Board) (T <sub>A</sub> = +70°C, derate 24.4mW/°C above +70°C) .....	1951.2mW
GND_LNA to GND .....	-0.3V to 0.3V	Operating Temperature Range .....	-40°C to +105°C
All Other Pins to GND .....	-0.3V to (V <sub>DD</sub> + 0.3)V	Junction Temperature .....	+150°C
Continuous Power Dissipation (Single Layer Board) (T <sub>A</sub> = +70°C, derate 16.9mW/°C above +70°C.).....	1349.1mW	Storage Temperature Range .....	-40°C to +150°C
		Soldering Temperature (reflow) .....	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Package Information

#### 12 TQFN

Package Code	T1244+4
Outline Number	<a href="#">21-0139</a>
Land Pattern Number	<a href="#">90-0068</a>
<b>Thermal Resistance, Single-Layer Board:</b>	
Junction to Ambient (θ <sub>JA</sub> )	59.3°C/W
Junction to Case (θ <sub>JC</sub> )	6°C/W
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction to Ambient (θ <sub>JA</sub> )	41°C/W
Junction to Case (θ <sub>JC</sub> )	6°C/W

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

### Electrical Characteristics

(*Typical Application Circuit*, typical values are at V<sub>DD</sub> = +3.0V, T<sub>A</sub> = +25°C, ASK at input frequency = 433.92MHz, Manchester encoded, IF = 400kHz, RXBW = 340kHz with 16MHz crystal oscillator, unless otherwise noted. (*Note 1*))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC SPECIFICATIONS</b>						
Supply Voltage	V <sub>DD</sub>		1.8		3.6	V
Supply Current	I <sub>VDD_RCV</sub>			9	14	mA
Shutdown Current	I <sub>SHDN</sub>			10	1000	nA
Standby Current	I <sub>SDBY</sub>			320		µA
Sleep Current	I <sub>DD_SLEEP</sub>			1		µA
<b>AC SPECIFICATIONS</b>						
Frequency Range				287 to 320, 425 to 480, 860 to 960		MHz

**Electrical Characteristics (continued)**

(*Typical Application Circuit*, typical values are at V<sub>DD</sub> = +3.0V, T<sub>A</sub> = +25°C, ASK at input frequency = 433.92MHz, Manchester encoded, IF = 400kHz, RXBW = 340kHz with 16MHz crystal oscillator, unless otherwise noted. (*Note 1*))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Receiver Input Level	P <sub>RFIN_MAX</sub>	Modulation depth > 20dB	-20	0		dBm
Maximum Channel Bandwidth		-3dB bandwidth at 400kHz IF		300		kHz
Minimum Polling Mode Duty Cycle				0.775		%
<b>AC SPECIFICATIONS / SENSITIVITY / FSK</b>						
Sensitivity Limit FSK (Note 2)		Preset Mode	1kbps, ±40kHz	-117		dBm
			20kbps, ±80kHz	-110		
		RXBW = 340kHz, 100kbps, FSK deviation = ±80kHz, f <sub>RF</sub> = 868MHz		-100		
		RXBW = 340kHz, 62.5kbps, FSK deviation = ±40kHz		-106		
		RXBW = 24kHz, 10kbps, FSK deviation = ±8kHz		-116		
		RXBW = 12kHz, 2kbps, FSK deviation = ±2kHz		-120		
		RXBW = 12kHz, 250bps, FSK deviation = ±2kHz		-127		
<b>AC SPECIFICATIONS / SENSITIVITY / ASK</b>						
Sensitivity Limit ASK (Note 2)		Preset Mode	1kbps	-112		dBm
			20kbps	-105		
		RXBW = 340kHz, 62.5kbps, f <sub>RF</sub> = 868MHz, modulation depth ≥ 20dB		-103		
		RXBW = 120kHz, 5kbps		-116		
		RXBW = 120kHz, 2kbps		-118		
		RXBW = 24kHz, 1kbps		-122		
		RXBW = 12kHz, 250bps		-127		
<b>AC SPECIFICATIONS / Startup Time</b>						
Maximum Receiver Start-Up Time (Note 2)		Self-polling mode (DATA high), ASK, 10kbps		450		μs
		Slave receiver mode, from sleep state to receive ready (including crystal startup time), 10kbps		860		
<b>AC SPECIFICATIONS / PLL TURN-ON TIME</b>						
Minimum Synthesizer Frequency Step				f <sub>XTAL</sub> /2 <sup>16</sup>		Hz
<b>AC SPECIFICATIONS / IMAGE REJECTION</b>						
Image Rejection	IR_UNCAL	Uncalibrated		30		dB
	IR_CAL	Calibrated		33		



**Electrical Characteristics (continued)**

(*Typical Application Circuit*, typical values are at  $V_{DD} = +3.0V$ ,  $T_A = +25^{\circ}C$ , ASK at input frequency = 433.92MHz, Manchester encoded, IF = 400kHz, RXBW = 340kHz with 16MHz crystal oscillator, unless otherwise noted. (*Note 1*))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>AC SPECIFICATIONS / BLOCKERS</b>							
Minimum Blocking Level		3dB desense (Note 3)	±2MHz offset		-58		dBm
			±10MHz offset		-40		
Selectivity		3dB desense (Note 3)	±300kHz offset, IF = 200kHz		47		dBc
<b>AC SPECIFICATIONS / MAXIMUM DATA RATE</b>							
Maximum data rate		Manchester encoded			100		kbps
		Nonreturn to zero (NRZ)			200		
<b>AC SPECIFICATIONS / RSSI</b>							
RSSI Resolution					±0.5		dB
RSSI Linear Dynamic Range				70	90		dB
<b>AC SPECIFICATIONS / LNA</b>							
Input Impedance					50		Ω
<b>CRYSTAL OSCILLATOR</b>							
Crystal Frequency	$f_{XTAL}$			12.8	16	19.2	MHz
Crystal Oscillator Startup Time	$t_{XO}$				380		μs
Crystal Load Capacitance	$C_L$				6		pF
<b>CMOS INPUT/OUTPUT (SCL, SDA, SEL0, SEL1, PWRDN, DATA)</b>							
Input Low Voltage	$V_{IL}$	1.8V compatible				0.36	V
	$V_{IL\_SEL}$	SEL0/SEL1				0.1 x $V_{DD3}$	
Input High Voltage	$V_{IH}$	1.8V compatible		1.44			V
	$V_{IH\_SEL}$	SEL0/SEL1		0.9 x $V_{DD3}$			
Input Current	$I_{IL}/I_{IH}$				±10		μA
Output Low Voltage	$V_{OL}$	$I_{SINK} = 650\mu A$			0.25		V
Output High Voltage	$V_{OH}$	$I_{SOURCE} = 350\mu A$			$V_{DD} - 0.25$		V
Maximum Capacitance at SEL0/SEL1 Pins	$C_{L\_SEL}$				10		pF
Maximum Load Capacitance at SDIO/DATA Pins	$C_{LOAD}$				10		pF
PWRDN Pin Glitch Suppression	$t_{GLITCH}$	Glitches suppressed by PWRDN pin			1		ns
<b>SERIAL INTERFACE / I2C (FIGURE 1)</b>							
SCL Clock Frequency	$f_{SCL}$			400		1000	kHz

**Electrical Characteristics (continued)**

(*Typical Application Circuit*, typical values are at  $V_{DD} = +3.0V$ ,  $T_A = +25^{\circ}C$ , ASK at input frequency = 433.92MHz, Manchester encoded, IF = 400kHz, RXBW = 340kHz with 16MHz crystal oscillator, unless otherwise noted. (*Note 1*))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bus Free Time Between STOP and START Conditions	$t_{BUF}$		500			ns
Hold Time (Repeated) START Condition	$t_{HD:STA}$		260			ns
Low Period of SCL	$t_{LOW}$		500			ns
High Period of SCL	$t_{HIGH}$		260			ns
Data Hold Time	$t_{HD:DAT}$	Receive	0		150	ns
		Transmit	0			
Data Setup Time	$t_{SU:DAT}$		50			ns
Start Setup Time	$t_{SU:STA}$		260			ns
SDA and SCL Rise Time	$t_R$				120	ns
SDA and SCL Fall Time	$t_F$		$20 \times V_{IO}/5.5$		120	ns
Stop Setup Time	$t_{SU:STO}$		260			ns
Noise Spike Reject	$t_{SP}$			25		ns

**Note 1:** 100% tested at  $T_A = +25^{\circ}C$ . Limits over operating temperature and relevant supply voltage are guaranteed by design and characterization over temperature.

**Note 2:** All data rates are Manchester encoded, where 1kbps is equivalent to a 1kHz square wave representing a continuous string of "1" data bits. Average sensitivity at 433.92MHz, BER  $\leq 0.2\%$ .

**Note 3:** Power referred to LNA input. Manchester 10kbps data rate, unless otherwise noted.













Figure 1. I<sup>2</sup>C Serial Interface Timing Diagram










Typical Operating Characteristics

(Typical Application Circuit. Typical values are for ASK at  $f_{RF} = 433.92\text{MHz}$ ,  $IF = 400\text{kHz}$ ,  $CHF = 340\text{kHz}$ , data rate = 5kbps,  $V_{DD} = +3\text{V}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted. Sensitivity at 0.2% BER.)











Typical Operating Characteristics (continued)

(Typical Application Circuit. Typical values are for ASK at  $f_{RF} = 433.92\text{MHz}$ ,  $IF = 400\text{kHz}$ ,  $CHF = 340\text{kHz}$ , data rate = 5kbps,  $V_{DD} = +3\text{V}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted. Sensitivity at 0.2% BER.)





Typical Operating Characteristics (continued)

(Typical Application Circuit. Typical values are for ASK at  $f_{RF} = 433.92\text{MHz}$ ,  $IF = 400\text{kHz}$ ,  $CHF = 340\text{kHz}$ , data rate = 5kbps,  $V_{DD} = +3\text{V}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted. Sensitivity at 0.2% BER.)



Pin Configuration



Pin Description


PIN	NAME	FUNCTION
1	GND	Ground
2	GND_LNA	Ground for Low-Noise Amplifier

## Pin Description (continued)

PIN	NAME	FUNCTION
3	LNA	Low-Noise Amplifier Input
4	PWRDN	Power-Down, Active-High. When the pin is controlled by external MCU, apply logic-high for shutdown mode or logic-low to enable the device. After a falling edge of PWRDN, the internal registers are reset to default values. When the pin is connected to GND, the device cannot enter the lowest current shutdown state.  Proper start-up timing is for MCU to drive PWRDN high and wait for 1ms, then drive PWRDN low and wait for 0.2ms before writing to registers.
5	I2C/PRESET	Sets serial interface mode. When I2C/PRESET is logic-high, the serial interface is in I <sup>2</sup> C mode. When I2C/PRESET is logic-low (GND) or left unconnected (OPEN), the serial interface is disabled and the part is in <i>Preset Mode</i> , then the state of the SEL1/CLK and SCL/SEL0 pins controls the function of the receiver.  In <i>Preset Mode</i> for data rates less than 2.55kbps, connect pin to GND, and for 15kbps to 25kbps, leave pin unconnected (OPEN). <i>Preset Mode</i> is not recommended for data rates higher than 25kbps.
6	SCL/SEL0	When in I <sup>2</sup> C mode, SCL/SEL0 is the clock input for register programming and requires an external pullup resistor. When in Preset mode, set to GND, open, or V <sub>DD</sub> for desired preset mode frequency. See Table 1.
7	SDA/RSSI	When in I <sup>2</sup> C mode, SDA/RSSI is the input/output for register programming and requires external pullup resistor. When in Preset mode, this outputs the digital RSSI. See <i>Detailed Description</i> section.
8	DATA	Data Output of Demodulated Received Signal
9	XTAL1	First Crystal Input. Can be driven single-ended.
10	XTAL2	Second Crystal Input
11	SEL1/CLK	When in I <sup>2</sup> C mode, the recovered clock can be output on this pin. If the clock output is disabled, connect to GND. If clock output is enabled, tie pin to GND through 10kΩ resistor. When in Preset mode, set to GND, open, or V <sub>DD</sub> for desired preset mode frequency. See <i>Table 1</i> .
12	VDD	Power-Supply Voltage. Connect a 0.01μF capacitor to ground.
PADDLE	GND	Ground



Functional Diagrams



## Detailed Description

The MAX41473/MAX41474 sub-GHz ISM RF receiver requires very few external components to complete the receiver signal chain from RF to bits. Depending on the signal power, data rates as high as 100kbps Manchester (200kbps NRZ) can be achieved.

The parts are designed to receive ASK/OOK or FSK/GFSK modulated data in the 287MHz to 320MHz (nominally 315MHz), 425MHz to 480MHz (nominally 434MHz), and 860MHz to 960MHz (nominally 868MHz or 915MHz) ISM frequency bands.

The architecture of the MAX41473/MAX41474 is a low-intermediate frequency (low-IF) receiver with digital demodulation. The antenna-received signal is amplified and downconverted to a 400kHz or 200kHz IF. The local oscillator (LO) signal for downconversion is generated from an internal fractional-N PLL synthesizer and an external 16MHz crystal.

The analog receiver bandwidth is 350kHz (when IF = 400kHz) or 175kHz (when IF = 200kHz), corresponding to the IF selection. Digital channel filtering with programmable bandwidth is applied before demodulation. When the data rate is low, a narrow bandwidth channel filter can be selected to achieve high receiver sensitivity. Post-demodulation filtering with a programmable bandwidth is implemented in the digital domain where the filtered output is compared against an adaptive decision threshold to generate a 1-bit oversampled output on the DATA pin.

The supported features of the MAX4147x receiver family include automatic gain control (AGC), a received signal strength indicator (RSSI), automatic frequency control (AFC), and a frequency error indicator (FEI).

The MAX41473/MAX41474 has an I<sup>2</sup>C interface to program the internal registers for a full control of the device when the I2C/PRESET pin is connected to VDD. Otherwise, the MAX41473/MAX41474 can be configured as a preset. Refer to the MAX41470 data sheet for SPI programmability. When in the programming mode, the MAX41473/MAX41474 can support self-polling operation based on a Manchester-encoded preamble detection to provide an interrupt signal on the DATA pin.

## Programming and Preset Modes

The MAX41473/MAX41474 are programmable through I2C and feature a preset mode where programming is not required. Refer to the MAX41470 data sheet for SPI programmability. The MAX41473/MAX41474 can support both the ASK and FSK modulations in the programming mode (like the MAX41470). However, in the preset mode, the MAX41473 is ASK only and MAX41474 is FSK only.

The MAX41473/MAX41474 have three selector pins, namely, I2C/PRESET, SEL0, and SEL1. Each pin can be connected to GND, connected to VDD, or left open. The programming mode is selected when the I2C/PRESET is connected to VDD. On the other hand, when I2C/PRESET is open or connected to GND, the preset mode is selected, and the SEL0 and SEL1 pins can support nine different selections of preset frequencies.

## Preset Frequencies and Configurations

The MAX41473 and MAX41474 contain preset settings depending on the state of pins I2C/PRESET, SEL1, and SEL0. There are nine preset frequencies and eight preset configurations. All presets must use a 16MHz crystal.

**Table 1. Preset Frequencies**

SEL1 STATE	SEL0 STATE	MAX41473	MAX41474
Ground	Ground	315	315
Ground	Open	318	318
Ground	VDD	319.5	319.5
Open	Ground	433.42	433.42
Open	Open	433.92	433.92
Open	VDD	868.3	868.3
VDD	Ground	868.5	868.5

**Table 1. Preset Frequencies (continued)**

VDD	Open	915*	915*
VDD	VDD	868.35*	868.35*

\*Factory programmable—contact factory for details.

**Table 2. Preset Configurations**

PART NUMBER	PRESET FREQUENCY	I2C/PRESET PIN STATE	IF BW (kHz)	RECEIVER BW (kHz)	DATA RATE (kbps)	FSK DEVIATION (kHz)
MAX41473	315 or 434 band	GND	200	170	0.25 to 2.55	–
MAX41473	868 or 915 band	GND	400	340	0.25 to 2.55	–
MAX41473	315 or 434 band	Open	400	340	15 to 25	–
MAX41473	868 or 915 band	Open	400	340	15 to 25	–
MAX41474	315 or 434 band	GND	200	170	0.5 to 2.55	32 to 47
MAX41474	868 or 915 band	GND	400	340	0.5 to 2.55	64 to 94
MAX41474	315 or 434 band	Open	400	340	15 to 25	64 to 94
MAX41474	868 or 915 band	Open	400	340	15 to 25	64 to 94

### Power States

The MAX41473/MAX41474 receivers have four power states: Shutdown, Sleep, Standby, and Receive Active. Set the PWRDN pin low to enable (power on) the device and set PWRDN high to disable the radio. When the device is enabled, the device operational states are controlled through the serial interface by the internal registers.

Typically, PWRDN is driven by a GPIO pin from an MCU and must be driven high or low. When PWRDN is connected to GND, the device cannot enter Shutdown state.

**Table 3. Supply Current in Four Power States**

POWER STATE	SUPPLY CURRENT (TYP)	COMMENT
Shutdown	10nA	No serial port access, register values lost
Sleep	1µA	Serial port powered, register values retained
Standby	0.32mA	Crystal oscillator powered
Receive Active	9mA	Entire receiver powered

### Power States - Preset

In the preset mode, the device is either in the Shutdown or SlaveRX state, as controlled by the PWRDN pin.

### State Diagram

While in programming mode, the MAX41473/MAX41474 has two major operational states: slave-receiver and self-polling. While operating as a slave-receiver (SlaveRX), the MAX41473/MAX41474 is fully controlled by an external "master" MCU through the serial interface. In the self-polling operation (PollingRX), the MAX41473/MAX41474 periodically switches between standby and receiving states according to preprogrammed times, interrupts, and MCU control.

[Figure 2](#) is a simplified state diagram of the MAX41473/MAX41474. When the PWRDN pin is set high, the device will enter the low-current Shutdown state. The PWRDN should be held high for at least 1ms before transitioning to low. When the PWRDN pin is driven low, the internal supply is turned on and the device enters the Sleep state with all the internal registers reset to default values. Programming through the serial interface is allowed after a typical turn-on time of 400µs to allow settling of the device. Programming while in the Sleep state is not recommended, except for writing a 1 to the EN\_XO bit in order to change the device to the Standby state. It is recommended the user perform serial communications while in the Standby state. To enable SlaveRX operation from the Standby state, the user writes a 0 to the WUT\_EN



**State Transition Time - Preset**

**Table 5. State Transition Time in Preset Mode**

EVENT	STATE TRANSITION	TYPICAL TIME (μs)
PWRDN Pin Cleared to 0	From Shutdown to SlaveRX	700
PWRDN Pin Set to 1	From SlaveRX to Shutdown	10

**Self-Polling Mode**

Self-polling operation is enabled by writing a 1 to the WUT\_EN bit while the device is in the Standby state. This allows the user to place the master MCU into a low-power mode, allowing the MAX41473/MAX41474 to automatically toggle between a low-current Wait state and the higher-current PollingRX state. The periodic toggling is controlled by the internal wake-up timer (WUT) signal, which is a pulse chain as illustrated in [Figure 3](#).

The duration the receiver is in the PollingRX state (detection time or t<sub>DET</sub>) is adjustable from 0.48ms to 20.88ms, in 0.08ms steps, by programming the TDET[7:0] field in the WUT1 (0x17) register. This detection time should be set to a value longer than the receiver turn-on time ([Table 4](#)) plus the preamble pattern duration. For guaranteed detection, refer to the details under the [Preamble Detector](#) section. The WUT period is defined as:

$$T_{WUT} = t_{DET} + t_{WAIT} = t_{DET} + N_{RATIO} \times t_{DET} = (1 + N_{RATIO}) \times t_{DET}$$

where T<sub>WUT</sub> is the wake-up time period, t<sub>DET</sub> is the programmed detection time, t<sub>WAIT</sub> is the wait time, and N<sub>RATIO</sub> is the programmed ratio of t<sub>DET</sub>/t<sub>WAIT</sub>, thus T<sub>WUT</sub> is an integer multiple (≥2) of t<sub>DET</sub>.

The ratio of t<sub>WAIT</sub> to t<sub>DET</sub> (N<sub>RATIO</sub>) is adjustable from 1 to 128 in step size of 1 by programming the TSBY\_TDET\_RATIO[6:0] field in the WUT2 (0x18) register. Therefore, the WUT duty cycle is programmable from 1/2 to 1/129. The WUT response time (t<sub>1WUT</sub>) is approximately the same as t<sub>WAIT</sub>.

In self-polling mode, the DATA pin serves as an interrupt source for an MCU. Once a preamble bit pattern is received and validated in the PollingRX state, the PREAMB\_DET bit in the interrupt status register ISR (0x13) will be set to 1, and a falling edge will be generated on the DATA pin to wake up an MCU at the completion of the polling cycle. After wakeup, the user must read the ISR (0x13) register to automatically clear the PREAMB\_DET bit and WUT\_EN bit in the STATE\_CTRL1 (0x14) register. The MAX41473/MAX41474 will thus exit self-polling mode and assert the DATA output pin to logic 1. With the read to the ISR register, the resulting state is Standby and a write to the SLAVE\_RX\_EN bit is required to transition into the SlaveRX state.






Figure 3. Wake-Up Timer in Self-Polling Mode

**Preamble Detector**

The MAX41473/MAX41474 provides a preamble detector to be used with the self-polling operation. The preamble must

be Manchester encoded as shown in [Table 6](#). The pattern length, from 1 to 16 bits, is set in the PREAMB\_LEN[3:0] register field where 0x0 = 1 bit in length and 0xF = 16 bits in length. The non-encoded or raw bit pattern is programmed into PREAMB\_WORD[15:0] (addresses 0x0E and 0x0D) noting that PREAMB\_WORD[0] is the LSB of the bit pattern and this is the most recent or last bit received from the RF bit stream. As bits are received and demodulated, they are effectively shifted in and compared to the PREAMB\_WORD from the LSB to the MSB.

**Table 6. Manchester Encoding for Preamble**

RAW BIT	MANCHESTER EDGE (BAUD)	DECODED BITS
0		10
1		01

For guaranteed preamble detection within the first  $t_{DET}$  cycle, the  $t_{DET}$  width would allow margin for the case where the first bit of the preamble was not received when  $t_{DET}$  state was entered. The resulting equation would be:

$$PREAM\_LEN + PREAM\_LEN - 1 = 2 \times PREAM\_LEN - 1$$

Due to the  $t_{DET}$  time range of 0.48ms to 20.88ms, the number of bits that can fit into this range and comply with the guaranteed  $t_{DET}$  detection equation of  $2 \times PREAM\_LEN - 1$  dictates a limitation on the number of bits detectable given a defined bit rate. For example, if the Manchester data rate is 250bps and guarantee detection with  $PREAM\_LEN = 16$ , this would equate to  $2 \times 16 - 1 = 31$  bits required. To receive 31 bits at 250bps, it would take the following:

$$\frac{1}{\text{DataRate}} \times \text{bits required} = \frac{1}{250\text{bps}} \times 31\text{bits} = 124\text{ms}$$

But the maximum  $t_{DET}$  allowed is 20.88ms. The table below states the limitations for the lower data rates if using the guaranteed timing. If the data rate is above those listed, there is no limitation.

**Table 7. PREAM\_LEN Limitation for Guaranteed Detection**

DATA RATE (bps)	MAX PREAM_LEN BITS	$t_{DET}$ DURATION (ms)
250	3	20
500	5	18
1k	10	19
2k	16	15.5

For example, if PREAMB\_LEN[3:0] is programmed to 0xA (decimal value 10), then the preamble bit pattern is specified by PREAMB\_WORD[10:0], and the preamble is 22 bits after decoding the Manchester edges (or 11 raw bits before encoding). In this example, the five MSBs in the PREAMB\_WORD field [15:11] are not used.

The preamble detector is triggered when the received bit stream matches the Manchester version of the PREAMB\_WORD without regard to the phase of the pattern. For example, a non-Manchester preamble word of 0xFF = Manchester 0101 0101 0101 0101<sub>b</sub> and a non-Manchester preamble word of 0x00 = Manchester 1010 1010 1010 1010<sub>b</sub> would both trigger a matching RF bit stream of 0101... 0101<sub>b</sub>.

## DATA Pin

The DATA pin toggles while in the SlaveRX state to output a digital binary representation of received data. The digital base band system has a minimum requirement to oversample the signal by 16x thus limiting the data rate of received signal to no more than 100kbps Manchester (200kbps NRZ).

In self-polling operation, the DATA pin serves as both an interrupt source and the data stream from the digital baseband system. The DATA pin is driven to logic 1 while in the PollingRX state. If no match is made to the preamble pattern, the device will move to the Wait state and the DATA pin will continue to be driven high. Once the preamble pattern is detected in the PollingRX state, a falling edge will be generated on the DATA pin right after the device switches to the Wait state and DATA will be held at logic 0. After the ISR register has been read, the DATA pin will be driven back to logic 1 and the device will be placed into the Standby state (as the WUT\_EN bit is cleared automatically).

To begin streaming data from the DATA pin, the receiver needs to be moved from Standby to the SlaveRX state by

writing a 1 to the SLAVE\_RX\_EN bit in the STATE\_CTRL (0x14) register. This operation can be performed right after reading the ISR register.

If the ISR register is not read (cleared) within the initial  $t_{WAIT}$  time, the receiver will automatically re-enter the PollingRX state and set the DATA pin back to logic 1. Since the ISR was not cleared during the previous cycle, the preamble detect is still triggered and once the  $t_{DET}$  time expires, the receiver will again indicate an interrupt by driving the DATA pin to 0 after it re-enters the Wait state. This cycle will continue until the ISR register is cleared.

### Selection of Intermediate Frequency

The IF can be selected between two values by programming the IF\_SEL bit in the IF\_CHF\_SEL (0x02) register.

**Table 8. Intermediate Frequency Selection**

INTERMEDIATE FREQUENCY (kHz)	ANALOG BANDWIDTH (kHz)	IF_SEL
400	350	0
200	175	1

### Selection of Channel Filter

The digital channel filter (CHF) can be selected by programming the CHF\_SEL[2:0] field in the IF\_CHF\_SEL (0x02) register. Aggregate receiver bandwidth also depends on the IF selection. See [Table 9](#) for digital channel filter settings.

**Table 9. Channel Filter Selection**

400kHz IF RECEIVER BW (kHz)	200kHz IF RECEIVER BW (kHz)	CHF_SEL
340	170	0
120	60	1
52	26	2
24	12	3
12	6	4

### Demodulator Configuration

The modulation mode is selected by programming the ASK\_FSK\_SEL bit in the IF\_CHF\_SEL (0x0) register. Write a 0 to the ASK\_FSK\_SEL bit for ASK modulation, or a 1 to the ASK\_FSK\_SEL bit for FSK modulation.

The ASK/FSK demodulator configuration depends on the DEMOD\_TCTRL[2:0] and DEMOD\_FSK[2:0] fields in the DEMOD (0x00) register. DEMOD\_TCTRL should be programmed according to the formulas in [Table 10](#):

**Table 10. Recommended Programming of DEMOD\_TCTRL**

MODULATION	CONDITIONS		DEMOD_TCTRL
	ASK_FSK_SEL	ATH_TYPE	
FSK	1	X	4 – CHF_SEL
ASK	0	0 (preLPF for Manchester)	min(2+SRC_LG, 7)
	0	1 (aPD for NRZ)	min(3+SRC_LG, 7)

The DEMOD\_FSK field is used only in FSK mode. There are a total of 28 options for configuring the FSK demodulator, as seen in the following tables:

**Table 11. Options of FSK Demodulator Configuration for 400kHz IF (IF\_SEL = 0)**

NOMINAL FSK $\pm\Delta f$ (kHz)	RANGE OF FSK $\pm\Delta f$ (kHz)	IF_SEL	CHF_SEL	DEMOD_FSK
80*	[64, 84]	0	0	0

**Table 11. Options of FSK Demodulator Configuration for 400kHz IF (IF\_SEL = 0)  
(continued)**

57	[50, 67]	0	0	1
44	[40, 50]	0	0	2
40	[32, 42]	0	1	3
29	[25, 33]	0	1	4
22	[20, 25]	0	1	5
20	[16, 21]	0	2	3
14	[12.5, 16.5]	0	2	4
11	[10, 12.5]	0	2	5
10	[8, 10.5]	0	3	4
7	[5.3, 8]	0	3	5
5	[4, 5.3]	0	4	4
3	[2.6, 4]	0	4	5
2	[1.6, 2.6]	0	4	6

\* Default setting

**Table 12. Options of FSK Demodulator Configuration for 200kHz IF (IF\_SEL = 1)**

NOMINAL FSK $\pm\Delta f$ (kHz)	RANGE OF FSK $\pm\Delta f$ (kHz)	IF_SEL	CHF_SEL	DEMOD_FSK
40	[32, 42]	1	0	0
28.5	[25, 33.5]	1	0	1
22	[20, 25]	1	0	2
20	[16, 21]	1	1	3
14.5	[12.5, 16.5]	1	1	4
11	[10, 12.5]	1	1	5
10	[8, 10.5]	1	2	3
7	[6.3, 8.2]	1	2	4
5.5	[5, 6.3]	1	2	5
5	[4, 5.2]	1	3	4
3.5	[2.6, 4]	1	3	5
2.5	[2, 2.6]	1	4	4
1.5	[1.3, 2]	1	4	5
1	[0.8, 1.3]	1	4	6

**Automatic Gain Control (AGC)**

The MAX41473/MAX41474 provides a dual-step feedback AGC, as illustrated in [Figure 4](#). AGC attack, or high-to-low gain switching, happens when the raw RSSI value is higher than a threshold. AGC release, or low-to-high gain switching, happens when the raw RSSI value is lower than a second threshold. The difference between the attack and release thresholds should be large enough to provide hysteresis.






Figure 4. AGC and RSSI

The AGC operation mode is controlled by the AGC\_EN\_BO[1:0] field in the AGC (0x01) register.

**Table 13. AGC Operating Modes**

AUTOMATIC GAIN CONTROL	RSSI DYNAMIC RANGE (TYP) (dB)	AGC_EN_BO	COMMENT
Disabled	36	0	Not recommended
	42	1	Wider RSSI dynamic range
Enabled	85	2*	Best receiver sensitivity
	83	3	Not recommended

\*Default setting

The release threshold of AGC can be fine-tuned by programming the AGC\_THREL[3:0] field.

**Table 14. AGC Fine-Tuning for Data Rate**

MODULATION	DATA RATE (kbps)	AGC_THREL
ASK	≤ 26	0x9
	> 26	0xF
FSK	≤ 51.5	0x9
	> 51.5	0xF

**Received Signal Strength Indicator (RSSI)**

The MAX41473/MAX41474 features an AGC-corrected RSSI, as illustrated in [Figure 4](#). To get a large dynamic range of RSSI, the AGC\_EN\_BO register should be programmed to enable the AGC.

The RSSI is a dynamic value, readable from the RSSI (0x10) register with a scale of 0.5dB per bit. The RSSI is *not* calibrated based on an absolute power level at the LNA input, so part-to-part variations of receiver front-end gain will affect this RSSI value.

The RSSI functions as a logarithmic envelope detector followed by a peak detector. The discharge slope of the RSSI peak detector is expressed as:

$$PD_{SLOPE} = 1.67 \times 2^N \text{ (}\mu\text{s/div)}$$

where  $N = \max(\text{IF\_SEL} + \text{CHF\_SEL} + \text{DEMOD\_TCTRL} + \text{RSSI\_DT} - 1, 0)$ .

Because the RSSI scale is 0.5dB/div, the time constant of 3dB discharge is  $(10 \times 2^N) \mu\text{s}$ .

### RSSI Output Pin

In the preset mode, digital RSSI is provided through a one-bit digital signal on the RSSI pin. The RSSI pin output is a 50kbps bit stream. An 8-bit RSSI value is represented by 20 bits in a format illustrated in [Figure 5](#). The list of 20 bits is 0, B<sub>7</sub>, B<sub>6</sub>, ..., B<sub>0</sub>, P followed by ten consecutive 1s. Here, B<sub>7</sub> is the MSB of RSSI value and  $P = B_7 \oplus B_6 \oplus B_5 \dots \oplus B_0$  is a parity check bit.

In the preset mode, the discharge slope of the RSSI peak detector is 428μs/div in the ASK mode, or 53μs/div in the FSK mode.




Figure 5. RSSI Pin Output Format

### Automatic Frequency Control (AFC)

A feedback control loop is used to adjust the PLL synthesizer frequency within a programmable range. The center of the AFC range is programmed by 24-bit frequency word LO\_CTR\_FREQ[23:0], which can be calculated from the following equation with the default LO injection setting when MIX\_HS\_LSBAR = 0:

$$\text{LO\_CTR\_FREQ} = \text{INT} \left( 65536 \frac{(f_{\text{RF}} - f_{\text{IF}})}{f_{\text{XTAL}}} \right)$$

where  $f_{\text{RF}}$  is the target RF frequency,  $f_{\text{IF}}$  is the 200kHz or 400kHz setting programmed with the IF\_SEL bit, and  $f_{\text{XTAL}}$  is the crystal frequency (typically 16MHz).

When MIX\_HS\_LSBAR = 1, the equation for LO\_CTR\_FREQ[23:0] is:

$$\text{LO\_CTR\_FREQ} = \text{INT} \left( 65536 \frac{(f_{\text{RF}} + f_{\text{IF}})}{f_{\text{XTAL}}} \right)$$

where  $f_{\text{RF}}$  is the target RF frequency,  $f_{\text{IF}}$  is the 200kHz or 400kHz setting programmed with the IF\_SEL bit, and  $f_{\text{XTAL}}$  is the crystal frequency (typically 16MHz).

The AFC loop generates a frequency offset from the programmed LO center frequency. The maximum frequency offset is limited by the receiver bandwidth and the AFC\_MO[2:0] field setting in the AFC\_CFG1 (0x07) register. This maximum offset can be expressed as:

$$f_{\text{OFFSET - MAX}} = \text{AFC\_MO} \times \frac{f_{\text{XTAL}}}{2^{(\text{IF\_SEL} + \text{CHF\_SEL} + 10)}}$$

where AFC\_MO, IF\_SEL, and CHF\_SEL are programmed register values. When AFC\_MO = 0, the PLL synthesizer frequency is fixed and AFC is disabled.

Without AFC, the frequency mismatch between an RF transmitter (Tx) and this receiver (Rx) can be estimated from the crystal accuracy ratings and the operating frequency band. For example, assume the crystal accuracy is ±50ppm for both the Tx and Rx systems and the operating frequency is 434MHz, then the Tx/Rx frequency mismatch can be as high as ±100ppm of the operating frequency, or ±43kHz.

In ASK mode, AFC is not necessary when the receiver bandwidth is sufficiently wide, but AFC is required when a narrow channel filter is selected to achieve a high receiver sensitivity. In FSK mode, AFC is required when the Tx/Rx frequency mismatch is higher than 25% of the frequency deviation.

When a wide channel-filter option is selected (for example CHF\_SEL = 0), AFC\_MO can be programmed based on an estimate of the Tx/Rx frequency mismatch. For example, when using the 315MHz band, a 16MHz crystal, the wide channel filter (CHF\_SEL = 0), and 200kHz IF (IF\_SEL = 1), the user can program for a maximum AFC offset of 31.3kHz (AFC\_MO = 4). This would be sufficient to allow for a ±100ppm Tx/Rx frequency mismatch in the 315MHz band.

The AFC\_LG[1:0] field in AFC\_CFG1 (0x07) register controls the AFC loop gain and settling time. This should typically be set to AFC\_LG = 3 in ASK mode and AFC\_LG = 2 in FSK mode.

### Frequency Error Indicator (FEI)

In programmable mode, the user can read the FEI (0x11) register to determine the frequency error. This value is an 8-bit, signed integer, in two's complement format. The frequency offset generated by AFC can be calculated as:

$$f_{\text{OFFSET}} = \text{FEI} \times \frac{f_{\text{XTAL}}}{2^{(\text{IF\_SEL} + \text{CHF\_SEL} + 14)}}$$

where FEI, IF\_SEL, and CHF\_SEL are register values and  $f_{\text{XTAL}}$  is the crystal frequency (typically 16MHz)

Because the maximum offset is limited by the AFC\_MO register field, the absolute value of FEI output is no more than 16 x AFC\_MO. For the purpose of frequency tracking, the user can iteratively adjust the LO\_CTR\_FREQ register value based on an FEI reading.

### AFC Freeze upon Preamble Detection

The operation of AFC relies on an internal frequency detector, which senses errors in the RF frequency and averages the value over a number of received bits.

The changes in frequency inherent in FSK modulation introduces a bit-pattern-dependent, self-noise effect. Therefore, in FSK mode, it is recommended the AFC only be used when employing Manchester encoding and not with NRZ. In a typical data packet, the preamble is Manchester encoded but the payload may not be. With the MAX41473/MAX41474, a form of Manchester encoding must be used for proper preamble detection in the PollingRX mode.

Since the preamble is often an alternating 1 and 0 (or MARK and SPACE), setting PAD\_FREEZE\_AFC = 1 and AFC\_LG = 3 will result in a fast settling of the AFC in roughly 5 bits of RF data.

The AFC starts automatically when the receiver is active (entering the SlaveRX or PollingRX state). While using FSK modulation and in the SlaveRX state, the AFC can be 'frozen' just after a valid preamble pattern is detected. This feature is enabled by setting the PAD\_FREEZE\_AFC bit to 1 in the AFC\_CFG2 (0x08) register. See the [Preamble Detector](#) section for how to program the preamble bit pattern. The PAD\_FREEZE\_AFC bit is not available when using ASK modulation (ASK\_FSK\_SEL = 0).

### Recommended Data Rate and Post Demodulation Filter

The post-demodulation filter (PDF) is a digital filter with programmable bandwidth. The PDF bandwidth selection is closely related to the data rate of the received signal. For example, the bandwidth needed for Manchester encoding is twice that needed for the same bit rate when sending NRZ data. (See [Table 6](#) for more information.)

For a given configuration of IF\_SEL, CHF\_SEL[2:0], SRC\_SM[2:0], and SRC\_LG[2:0] fields, the recommended decoded bit rate  $R_b$  for Manchester is defined as:

$$R_b = \frac{200\text{kHz}}{2^{(\text{IF\_SEL} + \text{CHF\_SEL} + \text{SRC\_LG})}} \times \frac{4}{8 + \text{SRC\_SM}}$$

where integer values of registers are used in the expression.

Given the difference in NRZ format vs. Manchester data, the recommended decoded bit rate  $R_b$  for NRZ would be adjusted to:

$$R_b = \frac{200\text{kHz}}{2^{(\text{IF\_SEL} + \text{CHF\_SEL} + \text{SRC\_LG})}} \times \frac{8}{8 + \text{SRC\_SM}}$$

where integer values of registers are used in the expression.

For additional guidance on setting the SRC\_SM and SRC\_LG values based on the desired configuration, see the [ASK Receiver Configurations](#) and [FSK Receiver Configurations](#) sections. The SRC\_SM[2:0] and SRC\_LG[2:0] fields are located in the PDF\_CFG (0x03) register.

The PDF bandwidth is provided in [Table 15](#):

**Table 15. Post Demodulation Filter Bandwidth**

PDF BANDWIDTH	LD_BW REGISTER
0.6R <sub>b</sub>	0*
R <sub>b</sub>	1

\* Default setting

Regardless of the LD\_BW setting, the actual transmission data rate should not exceed 1.03 x R<sub>b</sub> and should not be any lower than 0.6 x R<sub>b</sub> in any configuration.

### ASK Decision Threshold

The digital signal out of the post-demodulation filter is compared with a threshold to make a binary decision, which is subsequently represented as a 0 or 1 on the DATA output pin. When using FSK modulation, the decision threshold is fixed at zero, where a positive value signal represents the MARK frequency and a negative value represents the SPACE frequency. With ASK modulation, the comparison threshold will automatically be adjusted to accommodate changes in signal strength based on user settings.

The MAX41473/MAX41474 provides two ASK threshold adjustment methods set by the user with the ATH\_TYPE bit in the ATH\_CFG3 (0x06) register. The precharged lowpass filter (preLPF) method is strongly recommended when using Manchester encoding. In the case where Manchester encoding is not used (e.g., in NRZ format, which can result in long consecutive strings of 0s or 1s), the adaptive peak detector (aPD) method should be selected.

The ATH\_BW bit in ATH\_CFG3 (0x06) register is used only with the preLPF method to control the filter bandwidth. Program ATH\_BW to 0 when the Manchester data rate is close to the recommended rate R<sub>b</sub> (suggested close values are 1.03R<sub>b</sub> < data rate < 0.75R<sub>b</sub>; see the [Recommended Data Rate and Post Demodulation Filter](#) section for the definition of R<sub>b</sub>). Use ATH\_BW = 1 if the transmitter data rate is expected to go as low as 0.6R<sub>b</sub>.

The ATH\_DT[1:0] field in the ATH\_CFG2 (0x05) register is used only with the aPD method to adjust the peak detector's discharge time. If using Manchester encoding, set ATH\_DT to 0 whenever the data rate is close to the recommended R<sub>b</sub> value. Set ATH\_DT to 1 if the transmitter's Manchester data rate is expected to go as low as 0.6R<sub>b</sub>. In the case of NRZ encoding, set ATH\_DT to 3.

The ATH\_TC[4:0] field in the ATH\_CFG2 (0x05) register is also used only with the aPD method to control the peak detector time constant. Set ATH\_TC according to the SRC\_LG value using [Table 16](#):

**Table 16. Programming of ATH\_TC**

SRC_LG	0	1	2	3	4	5	6	7
ATH_TC	0x14	0x12	0x10	0x0D	0x09	0x07	0x05	0x04

The ATH\_GC[4:0] field in the ATH\_CFG3 (0x06) register should be set based on the values in the IF\_SEL and CHF\_SEL fields according to [Table 17](#):

**Table 17. Programming of ATH\_GC**

IF_SEL	0	0	0	0	0	1	1	1	1	1
CHF_SEL	0	1	2	3	4	0	1	2	3	4
ATH_GC	0xB	0x9	0x8	0x7	0x6	0xA	0x7	0x6	0x5	0x4

### Lower Bound of ASK Decision Threshold

In both methods of decision threshold generation (preLPF and aPD), the lower bound of the decision threshold is set by the ATH\_LB[7:0] field in the ATH\_CFG1 (0x04) register. ATH\_LB has a range of valid values from -128 to 0 and is

represented in two's complement format (e.g., 0x9C = -100<sub>dec</sub>).

To achieve the highest ASK receiver sensitivity combined with fast receiver settling within 2 bits, the optimum ATH\_LB value can be found by calibrating the PDF through a collection of output noise statistics. For this calibration process, the LNA input pin must be terminated with 50Ω to ground while the user acquires random samples of the PDF by reading the PDF\_OUT(0x12) register when the receiver is in the SlaveRX state. Without the termination, the standard deviation of the PDF\_OUT values is much larger than actual. The calculated values below should be used if not terminated properly. The value of ATH\_LB should be set using the following formula:

$$\text{ATH\_LB} = \mu + 3\sigma$$

where  $\sigma$  is the standard deviation of PDF\_OUT and  $\mu = \text{MEAN}(\text{PDF\_OUT} - 16)$  when AGC\_EN\_BO[0] = 0, or  $\mu = \text{MEAN}(\text{PDF\_OUT})$  when AGC\_EN\_BO[0] = 1.

Here, AGC\_EN\_BO[0] is the LSB of the 2-bit field in the AGC (0x01) register.

In the absence of a calibration value, ATH\_LB should be set by calculating a recommended value based on the following formula and tables:

$$\text{ATH\_LB} = \text{MU1} + \text{MU2} - 6$$

where MU1 and MU2 are found using [Table 18](#) and [Table 19](#).

Find a value for MU1 based on the receiver filter settings.

**Table 18. Lookup Table for MU1**

IF_SEL	0	0	0	0	0	1	1	1	1	1
CHF_SEL	0	1	2	3	4	0	1	2	3	4
MU1	-81	-93	-102	-110	-118	-90	-102	-110	-118	-125

Calculate the SRC\_Ratio using the following formula:

$$\text{SRC\_RATIO} = \text{SRC\_LG} = \log_2(8 + \text{SRC\_SM}) - 3$$

where SRC\_LG and SRC\_SM are fields in the PDF\_CFG (0x03) register.

**Table 19. Lookup Table for MU2**

SRC_RATIO	0	1	2	3	4	5	6	7	8
MU2	29	21	15	11	8	6	4	3	2

When the SRC\_RATIO is not an integer (SRC\_SM is non-zero), a linear interpolation should be used to determine the best value for MU2 from the lookup table. The final MU2 value must be rounded to the nearest integer. For example, if SRC\_SM = 2 and SRC\_LG = 4, the SRC\_Ratio is calculated to be 4.3. Using a linear interpolation between SRC\_RATIO and MU2, the raw value for MU2 would be 7.4, rounded to a final value of MU2 = 7.

When preLPF is selected (ATH\_TYPE = 0), the ATH\_LB value may be lower than MU1 + MU2 - 6. As an example, set the ATH\_LB field to a value of -127 (0x81 in two's complement) regardless of the IF\_SEL and CHF\_SEL settings. In this case, each device can deliver its highest sensitivity without calibration, but the receiver settling slows down when the signal power is close to the receiver sensitivity. Because some applications require fast receiver settling, the use case of ATH\_LB = -127 is not always recommended, although it is convenient, as a trade-off between sensitivity and settling time.

### Squelching ASK Receiver

In ASK mode, ATH\_LB may be programmed higher than the value determined from the threshold calibration measurements or the value calculated from MU1 and MU2. By setting the threshold higher than the calibration or calculated value, the DATA pin could be prevented from toggling just based on RF noise present in the threshold setting process when no transmission signal is present. This is commonly referred to as squelch. The trade-off for squelching the receiver is a commensurate reduction of receiver sensitivity.

### Receiver Sensitivity

Receiver sensitivity is measured and specified as the average LNA input power at a  $2 \times 10^{-3}$  bit-error rate (0.2% BER) when testing with Manchester-encoded data which is equivalent to  $1 \times 10^{-3}$  bit-error rate (0.1% BER) for NRZ data. For ASK modulation, average power is approximately 3dB lower than peak power.

There are many ways to optimize the sensitivity of the device, such as reducing the channel filter bandwidth, using lower data rates, ensuring that the carrier frequency is not a multiple of the crystal frequency, or even using a high-side LO injection configuration to avoid noise or spurs in the environment.

The configuration tables, [Table 20](#), [Table 21](#), [Table 22](#), and [Table 23](#), identify possible configurations where the highest or best sensitivity is identified in the top rows of each table. [Table 22](#) and [Table 23](#) provide guidance to those systems targeting a 0.8 modulation index.

### ASK Receiver Configurations

**Table 20. ASK Receiver for 400kHz IF**

DATA RATE (kbps)	IF_SEL	CHF_SEL	SRC_SM	SRC_LG
0.25	0	4	4	4
0.25	0	3	4	5
0.5	0	4	4	3
0.5	0	3	4	4
0.5	0	2	4	5
1	0	3	4	3
1	0	4	4	2
1	0	2	4	4
1	0	1	4	5
2	0	3	4	2
2	0	2	4	3
2	0	1	4	4
2	0	0	4	5
5	0	2	2	2
5	0	1	2	3
5	0	0	2	4
10	0	1	2	2
10	0	0	2	3
25	0	0	0	2
62.5	0	0	5	0

**Table 21. ASK Receiver for 200kHz IF**

DATA RATE (kbps)	IF_SEL	CHF_SEL	SRC_SM	SRC_LG
0.25	1	3	4	4
0.25	1	2	4	5
0.5	1	3	4	3
0.5	1	2	4	4
0.5	1	1	4	5
1	1	3	4	2
1	1	2	4	3

**Table 21. ASK Receiver for 200kHz IF (continued)**

1	1	1	4	4
1	1	0	4	5
2	1	2	4	2
2	1	1	4	3
2	1	0	4	4
5	1	1	2	2
5	1	0	2	3
10	1	0	2	2

**FSK Receiver Configurations****Table 22. FSK Receiver for 400kHz IF**

DATA RATE (kbps)	$\Delta f$ ( $\pm$ kHz)	IF_SEL	CHF_SEL	DMOD_FSK	SRC_SM	SRC_LG
0.25	2	0	4	6	4	4
0.25	5	0	4	4	4	4
0.25	10	0	3	4	4	5
0.5	2	0	4	6	4	3
0.5	5	0	4	4	4	3
0.5	10	0	3	4	4	4
0.5	20	0	2	3	4	5
1	2	0	4	6	4	2
1	5	0	4	4	4	2
1	10	0	3	4	4	3
1	20	0	2	3	4	4
1	40	0	1	3	4	5
2	2	0	4	6	4	1
2	5	0	4	4	4	1
2	10	0	3	4	4	2
2	20	0	2	3	4	3
2	40	0	1	3	4	4
2	80	0	0	0	4	5
5	5	0	4	4	2	0
5	10	0	3	4	2	1
5	20	0	2	3	2	2
5	40	0	1	3	2	3
5	80	0	0	0	2	4
10	10	0	3	4	2	0
10	20	0	2	3	2	1
10	40	0	1	3	2	2
10	80	0	0	0	2	3
25	20	0	2	3	0	0

**Table 22. FSK Receiver for 400kHz IF (continued)**

25	40	0	1	3	0	1
25	80	0	0	0	0	2
50	40	0	1	3	0	0
50	80	0	0	0	0	1
100	80	0	0	0	0	0

**Table 23. FSK Receiver for 200kHz IF**

DATA RATE (kbps)	$\Delta f$ ( $\pm$ kHz)	IF_SEL	CHF_SEL	DMOD_FSK	SRC_SM	SRC_LG
0.25	5	1	3	4	4	4
0.25	10	1	2	3	4	5
0.5	5	1	3	4	4	3
0.5	10	1	2	3	4	4
0.5	20	1	1	3	4	5
1	5	1	3	4	4	2
1	10	1	2	3	4	3
1	20	1	1	3	4	4
1	40	1	0	0	4	5
2	5	1	3	4	4	1
2	10	1	2	3	4	2
2	20	1	1	3	4	3
2	40	1	0	0	4	4
5	5	1	3	4	2	0
5	10	1	2	3	2	1
5	20	1	1	3	2	2
5	40	1	0	0	2	3
10	10	1	2	3	2	0
10	20	1	1	3	2	1
10	40	1	0	0	2	2
25	20	1	1	3	0	0
25	40	1	0	0	0	1
50	40	1	0	0	0	0

**Modulation Index Equals Approximately 0.8****Table 24. FSK Receiver for 400kHz IF**

DATA RATE (kbps)	$\Delta f$ ( $\pm$ kHz)	IF_SEL	CHF_SEL	DEMOD_FSK	SRC_SM	SRC_LG
2.5	2	0	4	6	2	1
4	3	0	4	5	5	0
6	5	0	4	4	0	0
9	7	0	3	5	3	0
12	10	0	3	4	0	0



**Table 24. FSK Receiver for 400kHz IF (continued)**

13	11	0	2	5	7	0
16	14	0	2	4	3	0
25	20	0	2	3	0	0
26	22	0	1	5	7	0
33	29	0	1	4	4	0
50	40	0	1	3	0	0
53	44	0	0	2	7	0
67	57	0	0	1	4	0
100	80	0	0	0	0	0

**Table 25. FSK Receiver for 200kHz IF**

DATA RATE (kbps)	$\Delta f$ ( $\pm$ kHz)	IF_SEL	CHF_SEL	DEMOD_FSK	SRC_SM	SRC_LG
1.2	1	1	4	6	2	1
1.9	1.5	1	4	5	5	0
3.1	2.5	1	4	4	0	0
4.5	3.5	1	3	5	3	0
7	5	1	3	4	0	0
7	6	1	2	5	7	0
9	7	1	2	4	3	0
12	10	1	2	3	0	0
13	11	1	1	5	7	0
16	14	1	1	4	4	0
25	20	1	1	3	0	0
26	22	1	0	2	7	0
33	29	1	0	1	4	0
50	40	1	0	0	0	0

### Two-Wire I<sup>2</sup>C Serial Interface

When the PRESET pin is grounded, MAX41473/MAX41474 can support a 2-wire I<sup>2</sup>C-compatible serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX41473/MAX41474 and the master at clock frequencies up to 1MHz. The master device initiates a data transfer on the bus and generates the SCL signal to permit data transfer. The MAX41473/MAX41474 functions as an I<sup>2</sup>C slave device that transfers and receives data to and from the master. Pull SDA and SCL high with external pullup resistors of 1k $\Omega$  or greater, referenced to V<sub>DD</sub> for proper I<sup>2</sup>C operation.

One bit transfers during each SCL clock cycle. A minimum of nine clock cycles is required to transfer a byte into or out of the MAX41473/MAX41474 (8 bits and an ACK/NACK). The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the *START and STOP Conditions* section). Both SDA and SCL remain high when the bus is not busy.

[Figure 6](#) and [Figure 7](#) show I<sup>2</sup>C Write transaction and I<sup>2</sup>C Read transaction protocols, respectively.




Figure 6. I2C Write




Figure 7. I2C Read

**START and STOP Conditions**

The master initiates a transmission with a START condition (S), which is a high-to-low transition on SDA while SCL is high. The master terminates a transmission with a STOP condition (P), which is a low-to-high transition on SDA while SCL is high.

**Acknowledge and Not-Acknowledge Conditions**

Data transfers are framed with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX41473/MAX41474 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse.

To generate a not-acknowledge condition, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse, and leaves SDA high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master must reattempt communication at a later time.

**Slave Address**

The MAX41473/MAX41474 has a 7-bit I<sup>2</sup>C slave address that must be sent to the device following a START condition to initiate communication. The slave address is internally programmed to 0xD6 for WRITE and 0xD7 for READ.

The MAX41473/MAX41474 continuously awaits a START condition followed by its slave address. When the device recognizes its slave address, it acknowledges by pulling the SDA line low for one clock period, then it is ready to accept or send data, depending on the R/W bit.

**Write Cycle**

When addressed with a write command, the MAX41473/MAX41474 allows the master to write to either a single register

or to multiple successive registers.

A write cycle begins with the bus master issuing a START condition, followed by the 7 slave address bits and a write bit (R/W = 0). The MAX41473/MAX41474 issues an ACK if the slave address byte is successfully received. The bus master must then send the address of the first register it wishes to write to (see Register Map). The slave acknowledges the address and the master can then write one byte to the register at the specified address. Data is written beginning with the most significant bit (MSB). The MAX41473/MAX41474 again issues an ACK if the data is successfully written to the register.

The master can continue to write data to the successive internal registers with the MAX41473/MAX41474 acknowledging each successful transfer, or the master can terminate transmission by issuing a STOP condition. The write cycle does not terminate until the master issues a STOP condition.

Figure 8 illustrates I<sup>2</sup>C Burst Write transaction protocol.




Figure 8. I<sup>2</sup>C Burst Write

**Read Cycle**

When addressed with a read command, the MAX41473/MAX41474 allows the master to read back a single register or multiple successive registers.

A read cycle begins with the bus master issuing a START condition, followed by the 7 slave address bits and a write bit (R/W = 0). The device issues an ACK if the slave address byte is successfully received. The bus master must then send the address of the first register it wishes to read. The slave acknowledges the address. A START condition is then issued by the master, followed by the 7 slave address bits and a read bit (R/W = 1). The device issues an ACK if the slave address byte is successfully received. The device starts sending data MSB first with each SCL clock cycle. At the 9th clock cycle, the master can issue an ACK and continue to read successive registers, or the master can terminate the transmission by issuing a NACK. The read cycle does not terminate until the master issues a STOP condition.

**Crystal (XTAL) Oscillator**

The XTAL oscillator in the MAX41473/MAX41474 is designed to present a capacitance of approximately 12pF from the XTAL1 and XTAL2 pins to ground. In most cases, this corresponds to a 6pF load capacitance (C<sub>L</sub>) applied to the external crystal when typical PCB parasitics are included. It is very important to use a crystal with a C<sub>L</sub> equal to the capacitance of the MAX41473/MAX41474 crystal oscillator plus PCB parasitics. If a crystal designed to oscillate with a different C<sub>L</sub> is used, the crystal is pulled away from its specified oscillation frequency, introducing an error in the reference. The crystal's natural frequency is typically below its specified frequency. However, when loaded with the C<sub>L</sub>, the crystal is pulled and oscillates at its specified frequency. This pulling is already accounted for in the specification of the C<sub>L</sub>. Accounting for typical board parasitics, a 16MHz crystal with 6pF specified C<sub>L</sub> is recommended. Please note that adding discrete

capacitance on the crystal also increases the startup time, and adding too much capacitance could prevent oscillation altogether.

Additional pulling can be calculated if the electrical parameters of the crystal are known. The frequency pulling is given by:

$$f_P = \frac{C_M}{2} \left( \frac{1}{C_{CASE} + C_{ACTUAL}} - \frac{1}{C_{CASE} + C_L} \right) \times 10^6$$

where:  $f_P$  is the amount the crystal frequency pulled in ppm,  $C_M$  is the motional capacitance of the crystal (often referred to as  $C_1$ ),  $C_{CASE}$  is the case capacitance,  $C_L$  is the specified load capacitance,  $C_{ACTUAL}$  is the actual load capacitance. When the crystal is loaded as specified (i.e.,  $C_{ACTUAL} = C_L$ ), the frequency pulling equals zero. For additional details on crystal pulling and load capacitance affects, refer to [Maxim Tutorial 5422 – Crystal Calculations for ISM RF Products](#).

### Crystal Divider

The available crystal frequencies are 12.8MHz, 16.0MHz (default), and 19.2MHz. An internal clock of 3.2MHz  $\pm$  0.05MHz frequency is required. To maintain the internal 3.2MHz time base, the XOCLKDIV[1:0] register field in the AFE\_CTL1 (0x19) register byte must be programmed based on the crystal frequency, as shown in [Table 26](#).

**Table 26. Required Crystal Divider Programming**

CRYSTAL FREQUENCY (MHz)	CRYSTAL DIVIDER RATIO	XOCLKDIV
12.8	4	0
16.0	5	1*
19.2	6	2

\* Default value

### Crystal Frequency in Preset Mode

For MAX41473/MAX41474 in the preset mode (the PRESET pin is VDD or Open), the crystal divider ratio is 5 and the crystal frequency must be 16.0MHz.

### Phase-Locked Loop (PLL)

The MAX41473/MAX41474 utilizes a fully integrated fractional-N PLL as its frequency synthesizer. All PLL components, including the loop filter, are on-chip. The internal local oscillator (LO) frequency can be tuned in increments of  $f_{XTAL}/65536$  (~244Hz with a 16MHz crystal) from 286MHz to 320MHz, 425MHz to 480MHz, and 860MHz to 960MHz.

### Frequency Programming

The desired frequency can be configured by programming the LO\_CTR\_FREQ[23:0] (address 0x09, 0x0A, and 0x0B). To calculate the LO\_CTR\_FREQ bits assuming default low-side LO injection, use the following equation:

$$\text{LO\_CTR\_FREQ}[23 : 0] = \text{ROUND} \left( \frac{65536(f_{RF} - f_{IF})}{f_{XTAL}} \right)$$

where  $f_{IF} = 400\text{kHz}$  ( $IF\_SEL = 0$ ) or  $f_{IF} = 200\text{kHz}$  ( $IF\_SEL = 1$ ),  $f_{XTAL}$  is the crystal frequency (typically 16.0MHz), and  $f_{RF}$  is the carrier frequency of the RF input. For FSK modulation,  $f_{RF}$  is defined as the middle point between the MARK and SPACE frequencies.

For optimum sensitivity, avoid carrier frequencies ( $f_{RF}$ ) values that are multiples of the crystal frequency ( $f_{XTAL}$ ).

See [Table 27](#) to program the LODIV[1:0] register field in the AFE\_CTL1 (0x19) register byte when choosing a LO frequency. Always set bit FRACMODE = 1 in the AFE\_CTL1 byte to select fractional-N PLL mode.

**Table 27. LODIV Setting**

FREQUENCY RANGE (MHz)	LODIV SETTING [1:0]
PLL disabled	0

**Table 27. LODIV Setting (continued)**

287 to 320	3
425 to 480	2
860 to 960	1

**Clock Data Recovery**

In programmable mode and when SRC\_LG and SRC\_SM are not both equal to zero, a clock output is available on pin 11, which is recovered from the demodulated data stream. This clock assists with sampling of the DATA pin output by providing a rising edge for the user to latch the DATA signal. Optionally, the output data on the DATA pin can be re-timed internally, which reduces the pulse-width variation of the demodulated bits and thus opens the data eye. The operational mode of the clock data recovery (CDR) function is configured through the CDR\_MODE[1:0] register bits in the CDR\_CFG1 register (0x35). The use of these bits is shown in the following table:

**Table 28. Clock Data Recovery Operation Mode**

CDR_MODE[1:0]	OPERATIONAL MODE
0*	No clock output, DATA not re-timed
1	Clock output, DATA not re-timed
2	No clock output, DATA re-timed
3	Clock output, DATA re-timed

\* Default programming mode

In the default case, the CDR function is disabled. When CDR\_MODE = 1, the recovered clock becomes available on the CLK pin while the DATA output remains unchanged (not re-timed). When CDR\_MODE = 2, there is no clock available on the pin, but it is used internally to re-time the DATA output. When CDR\_MODE = 3, the recovered clock output is available on the CLK pin and the DATA output is re-timed.

The recovered clock is twice the frequency of the data rate of the received data. For example, a 2kbps received data stream results in a 4kHz recovered clock where the rising edge of each clock is centered on each DATA output bit.

**Clock Recovery for Preset**

For the preset mode, CDR\_MODE = 2 is used. Here, pin 11 is used to select the desired preset mode and is thus unavailable for use as the clock output.

**Power Supply**

For operation with a single 1.8V to 3.6V supply, connect a power supply to V<sub>DD</sub>. For proper operation, connect a 0.01μF capacitor from V<sub>DD</sub> to ground as close as possible to the pin.

**Low-Noise Amplifier (LNA)**

The LNA is a broadband gain block that increases the amplitude of a signal received from the antenna. The input of the LNA presents a 50Ω real impedance to the antenna and does not require any matching components. The use of a DC-blocking cap (100pF) is recommended in series with the input to prevent overvoltage conditions if the antenna can be subjected to an external DC voltage.

**Mixer**

The mixer is a double-balanced architecture that performs a downconversion of the RF signal to the 400kHz or 200kHz intermediate frequency. The mixer output drives an IF filter and, depending on the value of the MIX\_HS\_LSBAR bit in the AFE\_CTL1 (0x19) register, the LO frequency can be either lower (low-side injection) or higher (high-side injection) than the RF signal.

In normal receiver operation, it is recommended to use low-side injection, thus placing the target RF signal frequency

higher than the LO frequency by programming the MIX\_HS\_LSBAR bit to 0 (default value). The MIX\_HS\_LSBAR bit can be set to 1 during image rejection (IR) calibration.

### Receiver Latency

Some applications require a low latency or short demodulation time delay of the receiver. For those applications, the LD\_BW and LD\_BUF bits in the PDF\_CFG (0x03) register can be programmed to non-default settings.

**Table 29. Programming of LD\_BW and LD\_BUF**

CONDITIONS	SETTINGS		EFFECT
	LD_BW	LD_BUF	
All cases	0	0	Default latency
	1	0	Lower delay PDF
(SRC_LG ≥ 3) or (SRC_LG = 2 AND SRC_SM is even)	1	1	Lowest delay

The case of LF\_BW = 0 and LD\_BUF = 1 is reserved. One of the [Table 29](#) combinations above should be configured.

The setting of LD\_BW = 1 increases the bandwidth of the receiver and hence reduces the group delay of the PDF at a cost of 0.5dB sensitivity degradation. Also see [Table 15](#).

A lowest-delay buffer is selected when LD\_BUF = 1, but this setting is invalid when SRC\_LG is set to 1 or 0. Lowest-delay buffer is also invalid when SRC\_LG = 2 and SRC\_SM is odd.

For example, the data rate is 1.4kbps after Manchester encoding, and the device is configured to IF\_SEL = 1, CHF\_SEL = 0, SRC\_LG = 5, and SRC\_SM = 1. The receiver latency from LNA input to DATA output can be reduced from 380µs (default settings) to 200µs (lowest delay settings) by setting LD\_BD and LD\_BUF to 1.

### NRZ Format

To use a non-return-to-zero (NRZ) data stream with ASK modulation, program ATH\_TYPE = 1, ATH\_DT = 3, and ATH\_TC as noted in [Table 16](#). The length of consecutive 1's (ON) or 0's (OFF) should not exceed 16 bits.

With FSK modulation, the setting of AFC\_LG = 0 may be used to support NRZ modulation while avoiding any more than 10 consecutive MARK or SPACE bits. AFC settling requires roughly 100 symbols when AFC\_LG = 0, thus this setting is recommended only for cases requiring long data streams at relatively high data rates (e.g., ≥100kbps NRZ).

When using FSK modulation and NRZ encoding in the payload, see the recommended [AFC Freeze upon Preamble Detection](#) section.

### Image Rejection Calibration

For applications where image rejection is important, the user can calibrate the MAX41473/MAX41474 for improved image rejection. The following procedure can be executed in the user's factory. Throughout the process, the device will be switched between Standby for programming of the IR\_ADJUST register in 0x1A and SlaveRX for the active state when the RSSI value is read. The idea of the calibration is to find the minimum point of the RSSI value while sweeping the phase. Based on the increase or decrease of the RSSI values indicates whether the sweep will increase from 0x00 or increase from 0x11. To calibrate the image rejection, use the following procedure:

1. Program the MAX41473/MAX41474 for the desired frequency.
2. Apply an RF tone at the LNA input at the desired frequency and record the RSSI value.
3. Disable the SLAVE\_RX\_EN bit in register 0x14.
4. Program the MIX\_HS\_LSBAR bit (register 0x19, bit 3) to the opposite polarity.
  - a. This effectively turns the desired frequency into the image frequency.
5. Set the SLAVE\_RX\_EN bit to enable SlaveRX mode and record the RSSI value.
6. Reset the SLAVE\_RX\_EN bit to disable SlaveRX mode and program register 0x1A to 0x01.
7. Set the SLAVE\_RX\_EN bit to enable SlaveRX mode and record the RSSI value.
8. Based on the RSSI values:

- a. If RSSI decreased, image rejection improved. Continue increasing 0x1A from the value of 0x01.
  - b. If RSSI increased, image rejection degraded. Continue increasing 0x1A from the value of 0x11.
9. Set the SLAVE\_RX\_EN bit to enable SlaveRX mode and record the RSSI value
    - a. Note: If the RSSI value was higher at 0x01 and 0x11 than 0x00, then the best calibration code is 0x00 - procedure complete.
  10. Reset the SLAVE\_RX\_EN bit to disable SlaveRX mode and increase register 0x1A by 1.
  11. Set the SLAVE\_RX\_EN bit to enable SlaveRX mode and record the RSSI value.
  12. If the RSSI went down, continue to increase the register value one code at a time, repeating steps 10 and 11 until there is an increase in the RSSI.
  13. When there is an increase in RSSI, subtract 1 from register 0x1A as the final code - procedure complete.

The final code for register 0x1A must be saved in the MCU. It must be programmed each time the MAX41473/MAX41474 enters Standby state.

## Register Map

## Memory Map

ADDRESS	NAME	MSB							LSB
<b>DIG_RX</b>									
0x00	<a href="#">DEMOD[7:0]</a>		RSSI_DT[1:0]		DEMOD_FSK[2:0]		DEMOD_TCTRL[2:0]		
0x01	<a href="#">AGC[7:0]</a>	-	-	AGC_THREL[3:0]			AGC_EN_BO[1:0]		
0x02	<a href="#">IF_CHF_SEL[7:0]</a>	-	-	-	ASK_FS K_SEL	IF_SEL	CHF_SEL[2:0]		
0x03	<a href="#">PDF_CFG[7:0]</a>	LD_BUF	LD_BW	SRC_LG[2:0]			SRC_SM[2:0]		
0x04	<a href="#">ATH_CFG1[7:0]</a>	ATH_LB[7:0]							
0x05	<a href="#">ATH_CFG2[7:0]</a>	-	ATH_DT[1:0]		ATH_TC[4:0]				
0x06	<a href="#">ATH_CFG3[7:0]</a>	-	ATH_TY PE	ATH_BW	ATH_GC[4:0]				
0x07	<a href="#">AFC_CFG1[7:0]</a>	-	-	-	AFC_MO[2:0]			AFC_LG[1:0]	
0x08	<a href="#">AFC_CFG2[7:0]</a>	-	PAD_FR EEZĒ_A FC	RESERVED[5:0]					
0x09	<a href="#">LO_CTR_FREQ3[7:0]</a>	LO_CTR_FREQ[23:16]							
0x0A	<a href="#">LO_CTR_FREQ2[7:0]</a>	LO_CTR_FREQ[15:8]							
0x0B	<a href="#">LO_CTR_FREQ1[7:0]</a>	LO_CTR_FREQ[7:0]							
0x0C	<a href="#">PREAMBLE_CFG1[7:0]</a>	-	-	-	-	PREAMB_LEN[3:0]			
0x0D	<a href="#">PREAMBLE_WORD1[7:0]</a>	PREAMB_WORD[7:0]							
0x0E	<a href="#">PREAMBLE_WORD2[7:0]</a>	PREAMB_WORD[15:8]							
0x10	<a href="#">RSSI[7:0]</a>	RSSI[7:0]							
0x11	<a href="#">FEI[7:0]</a>	FEI[7:0]							
0x12	<a href="#">PDF_OUT[7:0]</a>	PDF_OUT[7:0]							
0x13	<a href="#">ISR[7:0]</a>	-	-	-	-	-	-	-	PREAM B_DET
0x35	<a href="#">CDR_CFG1[7:0]</a>	-	-	-	-	-	-	-	CDR_MODE[1:0]
OVERLAP									
<b>STATE_CTRL</b>									
0x14	<a href="#">STATE_CTRL1[7:0]</a>	-	-	-	-	-	EN_XO	WUT_E N	SLAVE_ RX_EN
0x15	<a href="#">STATE_CTRL2[7:0]</a>	-	-	-	-	-	-	RX_STATE[1:0]	
0x16	<a href="#">STATE_CTRL3[7:0]</a>	-	-	-	-	-	-	RX_RESET_TIME[1: 0]	
0x17	<a href="#">WUT1[7:0]</a>	TDET[7:0]							
0x18	<a href="#">WUT2[7:0]</a>	-	TSBY_TDET_RATIO[6:0]						
<b>ANALOG_FE</b>									
0x19	<a href="#">AFE_CTL1[7:0]</a>	XOCLKDELAY[1:0]		XOCLKDIV[1:0]		MIX_HS _LSBAR	LODIV[1:0]		FRACM ODE



ADDRESS	NAME	MSB						LSB
0x1A	<a href="#">IR_ADJUST[7:0]</a>	-	-	-	IR_ADJUST[4:0]			
0x1E	<a href="#">PART_NUM[7:0]</a>	PART_NUM[7:0]						
0x1F	<a href="#">REV_NUM[7:0]</a>	-	-	-	-	-	REV_NUM[2:0]	
0x27	<a href="#">STATUS[7:0]</a>	-	-	-	-	-	RESERVED	PLL_LOCK

**Register Details**

**DEMOD (0x00)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSSI_DT[1:0]		DEMOD_FSK[2:0]			DEMOD_TCTRL[2:0]		
<b>Reset</b>	0x1		0x0			0x4		
<b>Access Type</b>	Write, Read		Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE								
RSSI_DT	7:6	RSSI Peak Detector Discharge Time	0x0: 1/2 default value 0x1: default value 0x2: 2x default value 0x3: 4x default value								
DEMOD_FSK	5:3	Demodulator Parameter #2 to be used only in FSK mode. Must be programmed according to the table of FSK Demodulator Configuration.	0x0: FSK Demod Config Index = 0, 14 0x1: FSK Demod Config Index = 1, 15 0x2: FSK Demod Config Index = 2, 16 0x3: FSK Demod Config Index = 3, 6, 17, 20 0x4: FSK Demod Config Index = 4, 7, 9, 11, 18, 21, 23, 25 0x5: FSK Demod Config Index = 5, 8, 10, 12, 19, 22, 24, 26 0x6: FSK Demod Config Index = 13, 27 0x7: Invalid value								
DEMOD_TCTRL	2:0	Demodulator Parameter #1 <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Conditions</th> <th>Recommended Value</th> </tr> </thead> <tbody> <tr> <td>ASK_FSK_SEL=1</td> <td>4 - CHF_SEL</td> </tr> <tr> <td>ASK_FSK_SEL=0, ATH_TYPE=0</td> <td>min(2+SRC_LG, 7)</td> </tr> <tr> <td>ASK_FSK_SEL=0, ATH_TYPE=1</td> <td>min(3+SRC_LG, 7)</td> </tr> </tbody> </table>	Conditions	Recommended Value	ASK_FSK_SEL=1	4 - CHF_SEL	ASK_FSK_SEL=0, ATH_TYPE=0	min(2+SRC_LG, 7)	ASK_FSK_SEL=0, ATH_TYPE=1	min(3+SRC_LG, 7)	0x0: 1/16 Default 0x1: 1/8 Default 0x2: 1/4 Default 0x3: 1/2 Default 0x4: Default value 0x5: 2x Default 0x6: 4x Default 0x7: 8x Default
Conditions	Recommended Value										
ASK_FSK_SEL=1	4 - CHF_SEL										
ASK_FSK_SEL=0, ATH_TYPE=0	min(2+SRC_LG, 7)										
ASK_FSK_SEL=0, ATH_TYPE=1	min(3+SRC_LG, 7)										

**AGC (0x01)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	-	-	AGC_THREL[3:0]				AGC_EN_BO[1:0]	
<b>Reset</b>	-	-	0x9				0x2	
<b>Access Type</b>	-	-	Write, Read				Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
AGC_THREL	5:2	AGC-Release Threshold Fine Tune. Recommended value is 0x9 when data rate is lower than 52kbps, or 0xF when data rate is higher than 52kbps.	
AGC_EN_BO	1:0	AGC Operation Mode	0x0: AGC disabled, max gain 0x1: AGC disabled, back off ADC buffer 0x2: AGC enabled 0x3: AGC enabled, back off ADC buffer

**IF\_CHF\_SEL (0x02)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	ASK_FSK_SEL	IF_SEL	CHF_SEL[2:0]		
Reset	–	–	–	0x0	0x0	0x0		
Access Type	–	–	–	Write, Read	Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ASK_FSK_SEL	4	ASK/FSK Selection	0x0: ASK demodulation 0x1: FSK demodulation
IF_SEL	3	Intermediate Frequency Selection	0x0: 400kHz 0x1: 200kHz
CHF_SEL	2:0	Channel Filter Selection	0x0: RXBW = 340kHz or 170kHz 0x1: RXBW = 120kHz or 60kHz 0x2: RXBW = 52kHz or 26kHz 0x3: RXBW = 24kHz or 12kHz 0x4: RXBW = 12kHz or 6kHz 0x5: Invalid value 0x6: Invalid value 0x7: Invalid value

**PDF\_CFG (0x03)**

## Post Demodulation Filter

BIT	7	6	5	4	3	2	1	0
Field	LD_BUF	LD_BW	SRC_LG[2:0]			SRC_SM[2:0]		
Reset	0x0	0x0	0x2			0x0		
Access Type	Write, Read	Write, Read	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
LD_BUF	7	Output Buffer Selection. Low delay buffer can only be selected when (SRC_LG ≥ 3) or (SRC_LG = 2 and SRC_SM is even).	0x0: Default selection 0x1: Low delay buffer
LD_BW	6	Post Demodulation Filter Bandwidth Control	0x0: Default BW 0x1: 1.67x Default BW

BITFIELD	BITS	DESCRIPTION	DECODE
SRC_LG	5:3	"Large" adjustment to the Sample Rate Converter used to calculate the recommended data rate	See Configuration Guidance Tables and Recommended Data Rate Equation 0x0: 4x Default 0x1: 2x Default 0x2: Default rate 0x3: 1/2 Default 0x4: 1/4 Default 0x5: 1/8 Default 0x6: 1/16 Default 0x7: 1/32 Default
SRC_SM	2:0	"Small" adjustment to the Sample Rate Converter used to calculate the recommended data rate	See Configuration Guidance Tables and Recommended Data Rate Equation 0x0: Default rate 0x1: 8/9 Default 0x2: 8/10 Default 0x3: 8/11 Default 0x4: 8/12 Default 0x5: 8/13 Default 0x6: 8/14 Default 0x7: 8/15 Default

**ATH\_CFG1 (0x04)**

ASK Threshold Configuration

BIT	7	6	5	4	3	2	1	0
Field	ATH_LB[7:0]							
Reset	0x0							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
ATH_LB	7:0	Parameter #1 for ASK Threshold Generation: lower bound of threshold in 8-bit signed, two's complement format	Valid value from -128 to 0

**ATH\_CFG2 (0x05)**

ASK Threshold Configuration

BIT	7	6	5	4	3	2	1	0
Field	–	ATH_DT[1:0]		ATH_TC[4:0]				
Reset	–	0x0		0x10				
Access Type	–	Write, Read		Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
ATH_DT	6:5	Parameter #4 for ASK Threshold Generation: peak-hold time control in the "adaptive Peak Detector" (aPD) method	0x0: Default discharge time, suggested for Manchester data, close to Rb 0x1: 2x Discharge time, suggested for Manchester data, lower than Rb 0x2: 4x Discharge time 0x3: 8x Discharge time, suggested for NRZ data

BITFIELD	BITS	DESCRIPTION	DECODE
ATH_TC	4:0	Parameter #2 for ASK Threshold Generation: to be programmed according to SRC_LG	See <a href="#">Table 16</a> for guidance

**ATH\_CFG3 (0x06)**

## ASK Threshold Configuration

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	–	ATH_TYPE	ATH_BW	ATH_GC[4:0]				
<b>Reset</b>	–	0x0	0x0	0xF				
<b>Access Type</b>	–	Write, Read	Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
ATH_TYPE	6	ASK Threshold Adjustment Method	0x0: Precharged lowpass filter (preLPF) (Manchester) 0x1: Adaptive peak detector (aPD)(NRZ)
ATH_BW	5	Parameter #5 for ASK Threshold Generation: bandwidth control for precharged LPF (preLPF)	0x0: Default bandwidth 0x1: 2x default
ATH_GC	4:0	Parameter #3 for ASK Threshold Generation: to be programmed according to IF_SEL and CHF_SEL	See <a href="#">Table 17</a> for guidance

**AFC\_CFG1 (0x07)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	–	–	–	AFC_MO[2:0]			AFC_LG[1:0]	
<b>Reset</b>	–	–	–	0x0			0x2	
<b>Access Type</b>	–	–	–	Write, Read			Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
AFC_MO	4:2	AFC Frequency Offset Limit	0x0: AFC disabled 0x1: 1/7 Max offset 0x2: 2/7 Max offset 0x3: 3/7 Max offset 0x4: 4/7 Max offset 0x5: 5/7 Max offset 0x6: 6/7 Max offset 0x7: Max offset
AFC_LG	1:0	AFC Loop Gain Control	0x0: 1/4 Default 0x1: 1/2 Default 0x2: Default gain, FSK typical setting 0x3: 2x Default, ASK typical setting

**AFC\_CFG2 (0x08)**

BIT	7	6	5	4	3	2	1	0
Field	–	PAD_FREEZE_AFC	RESERVED[5:0]					
Reset	–	0x0	0x0					
Access Type	–	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
PAD_FREEZE_AFC	6	Control bit to Freeze AFC after Preamble Detected. Not used in ASK mode.	0x0: Not to freeze AFC 0x1: Freeze AFC (stop PLL frequency update) once preamble is detected
RESERVED	5:0	Reserved	Set to 0

**LO\_CTR\_FREQ3 (0x09)**

BIT	7	6	5	4	3	2	1	0
Field	LO_CTR_FREQ[23:16]							
Reset	0x13							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
LO_CTR_FREQ	7:0	LO Center Frequency, upper byte of 24-bit word

**LO\_CTR\_FREQ2 (0x0A)**

BIT	7	6	5	4	3	2	1	0
Field	LO_CTR_FREQ[15:8]							
Reset	0xA9							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
LO_CTR_FREQ	7:0	LO Center Frequency, middle byte of 24-bit word

**LO\_CTR\_FREQ1 (0x0B)**

BIT	7	6	5	4	3	2	1	0
Field	LO_CTR_FREQ[7:0]							
Reset	0x9A							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
LO_CTR_FREQ	7:0	LO Center Frequency, lower byte of 24-bit word

PREAMBLE\_CFG1 (0x0C)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	PREAMB_LEN[3:0]			
Reset	–	–	–	–	0xF			
Access Type	–	–	–	–	Write, Read			
BITFIELD	BITS		DESCRIPTION		DECODE			
PREAMB_LEN	3:0		Preamble Bit Pattern Length before Manchester Coding		Bit Pattern Length = Register Field Value +1			

PREAMBLE\_WORD1 (0x0D)

BIT	7	6	5	4	3	2	1	0
Field	PREAMB_WORD[7:0]							
Reset	0x0							
Access Type	Write, Read							
BITFIELD	BITS		DESCRIPTION					
PREAMB_WORD	7:0		Lower Byte of the Preamble Bit Pattern before Manchester Coding					

PREAMBLE\_WORD2 (0x0E)

BIT	7	6	5	4	3	2	1	0
Field	PREAMB_WORD[15:8]							
Reset	0x0							
Access Type	Write, Read							
BITFIELD	BITS		DESCRIPTION					
PREAMB_WORD	7:0		Upper Byte of the Preamble Bit Pattern before Manchester Coding					

RSSI (0x10)

BIT	7	6	5	4	3	2	1	0
Field	RSSI[7:0]							
Reset	0x0							
Access Type	Read Only							
BITFIELD	BITS		DESCRIPTION		DECODE			
RSSI	7:0		Received Signal Strength Indicator (RSSI)		8-bit unsigned integer			

**FEI (0x11)**

BIT	7	6	5	4	3	2	1	0
Field	FEI[7:0]							
Reset	0x0							
Access Type	Read Only							
BITFIELD	BITS	DESCRIPTION			DECODE			
FEI	7:0	AFC Frequency Error Indicator (FEI)			8-bit signed integer in two's complement format			

**PDF\_OUT (0x12)**

BIT	7	6	5	4	3	2	1	0
Field	PDF_OUT[7:0]							
Reset	0x0							
Access Type	Read Only							
BITFIELD	BITS	DESCRIPTION			DECODE			
PDF_OUT	7:0	Post Demodulation Filter (PDF) Read Out			8-bit signed integer in two's complement format			

**ISR (0x13)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	–	PREAMB_DET
Reset	–	–	–	–	–	–	–	0b0
Access Type	–	–	–	–	–	–	–	Read Only
BITFIELD	BITS	DESCRIPTION			DECODE			
PREAMB_DET	0	Interrupt Status Register Bit 0: preamble detector in self-polling mode			0x0: No interrupt event 0x1: Preamble detected in self-polling			

**CDR\_CFG1 (0x35)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	CDR_MODE[1:0]	
Reset	–	–	–	–	–	–	0x00	
Access Type	–	–	–	–	–	–	Write, Read	
BITFIELD	BITS	DESCRIPTION			DECODE			
CDR_MODE	1:0				0x0: CDR disabled 0x1: Clock out enabled, DATAOUT untimed 0x2: Clock out disabled, DATAOUT retimed 0x3: Clock out enabled, DATAOUT retimed			

**STATE\_CTRL1 (0x14)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	EN_XO	WUT_EN	SLAVE_RX_EN
Reset	–	–	–	–	–	0x0	0x0	0x0
Access Type	–	–	–	–	–	Write, Read	Write, Read, Dual	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
EN_XO	2	XO Enable Bit	0x0: Disable XO 0x1: Enable XO
WUT_EN	1	Wake-Up Timer (WUT) Enable Bit	0x0: Disable WUT 0x1: Enable WUT
SLAVE_RX_EN	0	Slave Receiver Enable Bit	0x0: Disable receiver 0x1: Enable receiver

**STATE\_CTRL2 (0x15)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	RX_STATE[1:0]	
Reset	–	–	–	–	–	–		
Access Type	–	–	–	–	–	–	Read Only	

BITFIELD	BITS	DESCRIPTION	DECODE
RX_STATE	1:0	Receiver State Machine Register	0x0: Standby 0x1: Slave receiver 0x2: Wait in self-polling 0x3: Polling receiver

**STATE\_CTRL3 (0x16)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	RX_RESET_TIME[1:0]	
Reset	–	–	–	–	–	–	0x03	
Access Type	–	–	–	–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
RX_RESET_TIME	1:0	Receiver Front-End Turn-On Time	0x0: 0.08ms 0x1: 0.16ms 0x2: 0.24ms 0x3: 0.32ms



**WUT1 (0x17)**

BIT	7	6	5	4	3	2	1	0
Field	TDET[7:0]							
Reset								
Access Type	Write, Read							
BITFIELD	BITS	DESCRIPTION			DECODE			
TDET	7:0	Duration in POLLINGRX State: from 0.48ms to 20.88ms, in step size of 0.08ms			Duration (ms) = 0.48 + 0.08 x (Register Field Value)			

**WUT2 (0x18)**

BIT	7	6	5	4	3	2	1	0
Field	–	TSBY_TDET_RATIO[6:0]						
Reset	–							
Access Type	–	Write, Read						
BITFIELD	BITS	DESCRIPTION			DECODE			
TSBY_TDET_RATIO	6:0	WUT Duty Cycle Control			Duty Cycle = 1 / (2 + Register Field Value)			

**AFE\_CTL1 (0x19)**

BIT	7	6	5	4	3	2	1	0
Field	XOCLKDELAY[1:0]		XOCLKDIV[1:0]		MIX_HS_LS BAR	LODIV[1:0]		FRACMODE
Reset	0x2		0x1		0x0	0x01		0x1
Access Type	Write, Read		Write, Read		Write, Read	Write, Read		Write, Read
BITFIELD	BITS	DESCRIPTION			DECODE			
XOCLKDELAY	7:6	Start Delay before Applying XO Clock to Digital			0x0: No delay 0x1: 16 cycle delay 0x2: 32 cycle delay 0x3: 64 cycle delay			
XOCLKDIV	5:4	XO Clock Divider Ratio			0x0: Divide by 4 0x1: Divide by 5 0x2: Divide by 6 0x3: Invalid value			
MIX_HS_LS BAR	3	LO Injection Control			0x0: Targeted RF frequency higher than LO frequency 0x1: Targeted RF frequency lower than LO frequency			
LODIV	2:1	LO Divider Control			0x0: PLL disabled 0x1: 860MHz to 960MHz 0x2: 425MHz to 480MHz 0x3: 286MHz to 320MHz			

BITFIELD	BITS	DESCRIPTION	DECODE
FRACMODE	0	PLL Mode Control: always program to 1	0x0: Integer-N PLL 0x1: Fractional-N PLL

**IR\_ADJUST (0x1A)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	IR_ADJUST[4:0]				
Reset	–	–	–	0x00				
Access Type	–	–	–	Write, Read				

BITFIELD	BITS	DESCRIPTION
IR_ADJUST	4:0	Image Rejection Adjustment. See the Image Rejection Calibration section for more information.

**PART\_NUM (0x1E)**

BIT	7	6	5	4	3	2	1	0
Field	PART_NUM[7:0]							
Reset								
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
PART_NUM	7:0	Part Number Designator. Read of part number requires EN_XO = 1	0x70 = MAX41470 0x73 = MAX41473 0x74 = MAX41474

**REV\_NUM (0x1F)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	REV_NUM[2:0]		
Reset	–	–	–	–	–			
Access Type	–	–	–	–	–	Read Only		

BITFIELD	BITS	DESCRIPTION
REV_NUM	2:0	Revision Number of Chip

**STATUS (0x27)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	RESERVED	PLL_LOCK
Reset	–	–	–	–	–	–	0x0	0x0
Access Type	–	–	–	–	–	–	Read Only	Read Only

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
RESERVED	1	Reserved	Reserved
PLL_LOCK	0	PLL Lock Status	0x0: PLL is not locked 0x1: PLL is locked

## Applications Information

### Programming Quick Start

The suggested procedure for operating the device is outlined below.

- 1) Power on the device with the PWRDN pin controlled by an external MCU. Drive PWRDN to logic-high and wait for at least 1ms, then drive PWRDN to logic-low and wait for at least 0.4ms.
- 2) Write 0x04 to the STATE\_CTRL1 (0x14) register. This will turn on the crystal oscillator and place the device into Standby.
- 3) Select a quick start configuration of the DIG\_RX register bank from [Table 30](#), and write the 16 defined registers from address 0x00-0x0E and 0x19. The configurations provided within the Quick Start Configurations table and other examples assume a crystal frequency of 16MHz and the use of a Manchester-encoded RF signal unless otherwise noted.
- 4) Setup a modulated RF signal source at the data rate matching the selected Quick Start Configuration.
- 5) Write 0x05 to the STATE\_CTRL1 (0x14) register. This will turn on the receiver and place the device into the SlaveRX state.
- 6) Turn on the modulated RF signal and observe the DATA pin output.
- 7) Write 0x00 to the STATE\_CTRL1 (0x14) register. This will turn off the receiver and place the device into Sleep.

**Table 30. Quick Start Configurations**

MOD	RF CARRIER (MHz)	$\Delta f$ (kHz)	DATA RATE (kbps)	SETTINGS (kHz)		REGISTER ADDRESS 0x00 to 0x0E	REG ADD 0x19
				IF_SEL	CHF_SEL		
ASK	315	N/A	2	200	170	[70,38,8,36,167,9,10,31,0,19,172,205,15,0,0] dec	151 dec
						[0x46,0x26,0x08,0x24,0xA7,0x09,0x0A,0x1F,0x00,0x13,0xAC,0xCD,0x0F,0x00,0x00] hex	0x97 hex
			1	200	12	[68,38,11,20,145,16,5,31,0,19,172,205,15,0,0] dec	151 dec
						[0x44,0x26,0x0B,0x14,0x91,0x10,0x05,0x1F,0x00,0x13,0xAC,0xCD,0x0F,0x00,0x00,0x00] hex	0x97 hex
	433.92		5	200	170	[69,38,8,26,170,13,10,31,0,27,27,133,15,0,0] dec	149 dec
						[0x45,0x26,0x08,0x1A,0xAA,0x0D,0x0A,0x1F,0x00,0x1B,0x1B,0x85,0x0F,0x00,0x00] hex	0x95 hex
			1	200	12	[68,38,11,20,145,16,5,31,0,27,27,133,15,0,0] dec	149 dec
						[0x44,0x26,0x0B,0x14,0x91,0x10,0x05,0x1F,0x00,0x1B,0x1B,0x85,0x0F,0x00,0x00] hex	0x95 hex
			10	400	340	[69,38,0,26,179,13,11,31,0,54,62,102,15,0,0] dec	147 dec
						[0x45,0x26,0x00,0x1A,0xB3,0x0D,0x0B,0x1F,0x00,0x36,0x3E,0x66,0x0F,0x00,0x00] hex	0x93 hex
2	400	24	[68,38,3,20,153,16,7,31,0,54,62,102,15,0,0] dec	147 dec			
			[0x44,0x26,0x03,0x14,0x99,0x10,0x07,0x1F,0x00,0x36,0x3E,0x66,0x0F,0x00,0x00] hex	0x93 hex			
FSK	315	40	2	200	170	[68,38,24,36,0,0,0,30,0,19,172,205,15,0,0] dec	151 dec
						[0x44,0x26,0x18,0x24,0x00,0x00,0x00,0x1E,0x00,0x13,0xAC,0xCD,0x0F,0x00,0x00] hex	0x97 hex
		5	2	200	12	[97,38,27,12,0,0,0,30,0,19,172,205,15,0,0] dec	151 dec
						[0x61,0x26,0x1B,0x0C,0x00,0x00,0x00,0x1E,0x00,0x13,0xAC,0xCD,0x0F,0x00,0x00] hex	0x97 hex

**Table 30. Quick Start Configurations (continued)**

	433.92	40	5	200	170	[68,38,24,26,0,0,0,30,0,27,27,133,15,0,0] dec	149 dec
						[0x44,0x26,0x18,0x1A,0x00,0x00,0x00,0x1E,0x00,0x1B,0x1B,0x85,0x0F,0x00,0x00] hex	0x95 hex
		5	5	200	12	[97,38,27,2,0,0,0,30,0,27,27,133,15,0,0] dec	149 dec
						[0x61,0x26,0x1B,0x02,0x00,0x00,0x00,0x1E,0x00,0x1B,0x1B,0x85,0x0F,0x00,0x00] hex	0x95 hex
	868.3	40	50	200	170	[68,38,24,0,0,0,0,30,0,54,65,154,15,0,0] dec	147 dec
						[0x44,0x26,0x18,0x00,0x00,0x00,0x00,0x1E,0x00,0x36,0x41,0x9A,0x0F,0x00,0x00] hex	0x93 hex
		5	5	200	12	[97,38,27,2,0,0,0,30,0,54,65,154,15,0,0] dec	147 dec
						[0x61,0x26,0x1B,0x02,0x00,0x00,0x00,0x1E,0x00,0x36,0x41,0x9A,0x0F,0x00,0x00] hex	0x93 hex
80		100	400	340	[68,62,16,0,0,0,0,30,0,54,62,102,15,0,0] dec	147 dec	
					[0x44,0x3E,0x10,0x00,0x00,0x00,0x00,0x1E,0x00,0x36,0x3E,0x66,0x0F,0x00,0x00] hex	0x93 hex	
10	10	400	24	[97,38,19,2,0,0,0,30,0,54,62,102,15,0,0] dec	147 dec		
				[0x61,0x26,0x13,0x02,0x00,0x00,0x00,0x1E,0x00,0x36,0x3E,0x66,0x0F,0x00,0x00] hex	0x93 hex		

### Programming Guide

The following sections provide a variety of setups and some guidance in the required device configuration for each. All example configurations assume the crystal frequency to be 16MHz and Manchester coding, unless otherwise indicated.

### Frequency Acquisition

The AFC can only support a limited adjustment of the LO frequency away from the center frequency given by  $LO\_CTR\_FREQ \times \frac{f_{XTAL}}{2^{16}}$ . The maximum range of adjustment, referred to as an AFC pull-in range, is

$\frac{\pm AFC\_MO \times f_{XTAL}}{2^{(IF\_SEL + CHF\_SEL + 10)}} = \frac{\pm 7 \times f_{XTAL}}{2^{(IF\_SEL + CHF\_SEL + 10)}}$ . The actual range of adjustment is programmable from 0 to the pull-in range by setting AFC\_MO between 0 and 7. In this section, all examples assume  $f_{XTAL} = 16\text{MHz}$ .

**Table 31. AFC Pull-In Range (for 16MHz Crystals)**

IF_SEL	CHF_SEL	AFC PULL-IN RANGE (kHz)	RECEIVER BANDWIDTH (kHz)
0	0	±109	340
0	1	±55	120
0	2	±27	52
0	3	±14	24
0	4	±6.8	12
1	0	±55	170
1	1	±27	60
1	2	±14	26
1	3	±6.8	12
1	4	±3.4	6

The initial value of Tx/Rx frequency mismatch can exceed the AFC pull-in range for a narrow-bandwidth configuration. For example, a 100ppm mismatch at 434MHz is ±43.4kHz, which exceeds the AFC pull-in range when (IF\_SEL +

CHF\_SEL) ≥ 2. To address the limited pull-in range issue, we can employ software-aided frequency acquisition.

The LO\_CTR\_FREQ can be adjusted to correct for the mismatch. This can be done by modifying the frequency until a data packet is successfully recognized. However, the FEI can also be utilized to determine the magnitude and direction of offset. To program different center frequencies, the device must be taken out of active SlaveRX mode by programming the SLAVE\_RX\_EN to zero prior to reconfiguration of the LO\_CTR\_FREQ register. Then the device can be programmed to enter the SlaveRX state again.

### Frequency Acquisition Example #1

In this setup, the expected signal is ASK at a 433.92MHz nominal frequency at 5kbps and the 60kHz bandwidth option (IF\_SEL = 1 and CHF\_SEL = 1).

Observation 1: Program the DIG\_RX register bank (15 consecutive bytes from address 0x00) as decimal [68, 38, 9, 18, 162, 16, 7, 31, 0, 27, 27, 133, 15, 0, 0] or hexadecimal [0x44, 0x26, 0x09, 0x12, 0xA2, 0x10, 0x07, 0x1F, 0x00, 0x1B, 0x1B, 0x85, 0x0F, 0x00, 0x00]. In addition, write decimal value 149 or hexadecimal 0x95 to AFE\_CTL1 (0x19). Here, the decimal value of LO\_CTR\_FREQ is 1776517, calculated from  $f_{XTAL} = 16\text{MHz}$ ,  $f_{RF} = 433.92\text{MHz}$ , and  $f_{IF} = 200\text{kHz}$ . When initial Tx/Rx frequency mismatch is less than the AFC pull-in range of ±27kHz, a typical receiver sensitivity of -116dBm can be achieved.

Observation 2: This has the same receiver configuration as Observation 1, but the initial Tx/Rx mismatch increases to ±43.4kHz. In this case, the receiver sensitivity degrades to -112dBm, and the frequency error indicator (FEI) reading saturates at ±112 (decimal value).

Observation 3: Adjust the LO\_CTR\_FREQ to account for the offset; otherwise, it has the same receiver configuration as Observation 1. Run the receiver with the three bytes of LO\_CTR\_FREQ programmed to decimal [27, 27, 43] and [27, 27, 223] or hexadecimal [0x1B, 0x1B, 0x2B] and [0x1B, 0x1B, 0xDF]. The typical -116dBm sensitivity can be achieved in at least one case of the receiver running, even if the initial Tx/Rx mismatch is as high as ±43.4kHz.

### Frequency Acquisition Example #2

In this example, the signal is FSK at a 868.3MHz nominal frequency at 10kbps and the 24kHz bandwidth option (IF\_SEL = 0 and CHF\_SEL = 3). The FSK deviation is at ±8kHz.

Assume that the Tx/Rx frequency mismatch is unknown, but could be as high as ±86.8kHz. In this case, test the receiver running at seven equally spaced frequency points with 24.8kHz spacing. For this setup, the seven LO\_CTR\_FREQ values would be decimal [3555223, 3555122, 3555020, 3554918, 3554817, 3554715, 3554614].

Assuming the starting point of LO\_CTR\_FREQ = 3554918, the DIG\_RX register bank is programmed as decimal [97, 38, 19, 2, 0, 0, 0, 30, 0, 54, 62, 102, 15, 0, 0] or hexadecimal [0x61, 0x26, 0x13, 0x02, 0x00, 0x00, 0x1E, 0x00, 0x36, 0x3E, 0x66, 0x0F, 0x00, 0x00]. In addition, write decimal value 147 or hexadecimal 0x93 to AFE\_CTL1 (0x19). To change LO\_CTR\_FREQ, exit the SlaveRX state into Standby, write three consecutive addresses from address 0x09, and re-enter the SlaveRX state.

The MCU should be able to recognize a data packet on the DATA pin at one of the seven frequency points. A typical receiver sensitivity of -115dBm should be seen.

### Frequency Acquisition Example #3

For this setup, the ASK signal at 433.92MHz nominal frequency is at 1kbps and configured with the 170kHz bandwidth option (IF\_SEL = 1, CHF\_SEL = 0). Program the DIG\_RX register bank (15 consecutive bytes from address 0x00) as decimal [71, 38, 8, 44, 165, 7, 10, 31, 0, 27, 27, 133, 15, 0, 0] or hexadecimal [0x47, 0x26, 0x08, 0x2C, 0xA5, 0x07, 0x0A, 0x1F, 0x00, 0x1B, 0x1B, 0x85, 0x0F, 0x00, 0x00]. In addition, write decimal value 149 or hexadecimal 0x95 to AFE\_CTL1 (0x19). When initial Tx/Rx frequency mismatch is less than ±43.4kHz, typical receiver sensitivity of -118dBm can be achieved. In this example, the frequency mismatch can be determined to ±3kHz accuracy by reading the FEI (0x11) byte.

The next step is to correct the frequency mismatch by reprogramming LO\_CTR\_FREQ. Increase (or decrease) LO\_CTR\_FREQ if the FEI reading is positive (or negative). For example, if the FEI reading is -93, then decrease the LO\_CTR\_FREQ value by 186 counts in this example. In addition, a narrow bandwidth option such as IF\_SEL = 1 and

CHF\_SEL = 3 can be selected to improve sensitivity to approximately -122dBm.

### Frequency Tracking

Once frequency acquisition is achieved, the MCU can read FEI and reprogram LO\_CTR\_FREQ to track the drift of Tx/Rx frequency mismatch. Such frequency tracking is useful when a narrow bandwidth option is selected.

The frequency offset generated by AFC is expressed as:

$$FEI \times \frac{f_{XTAL}}{2^{(IF\_SEL + CHF\_SEL + 14)}}$$

where FEI is an integer in the range of [-112, 112]. The MCU can read FEI right after a data packet is recognized in the SlaveRX state, but cannot modify LO\_CTR\_FREQ unless SLAVE\_RX\_EN is cleared to move the device state to Standby. Because the resolution of the LO synthesizer is  $f_{XTAL} / 2^{16}$ , the MCU can make an incremental change of

$$FEI \times \frac{4}{2^{(IF\_SEL + CHF\_SEL)}} \text{ on the LO\_CTR\_FREQ counts.}$$

### Self-Polling Example

In this example, a 1% polling setup is defined. The configuration is set up for ASK at 433.92MHz at a 2kbps data rate, 200kHz IF, and 170kHz CHF. The preamble length (PREAM\_LEN[3:0] in the PREAMBLE\_CFG1 register at 0x0C) is set to 15 for a final preamble length of 16 bits.

To accommodate the targeted 1% polling cycle, the TSBY\_TDET\_RATIO[6:0] bits should be set to 0x62 for a value of 98, resulting in a duty cycle of  $1/(2 + TSBY\_TDET\_RATIO) = 1/100$  or 1%. For proper detection of the 16-bit preamble, the guaranteed length targeted is calculated as:

$$16 + 16 - 1 = 31 \text{ bits required}$$

$$31 \text{ bits} \times \frac{1}{\text{datarate}} = 31 \times \frac{1}{2\text{kbps}} = 15.5\text{ms}$$

To meet this requirement, the WUT1 (0x17) register bits TDET[7:0] should be set to exceed this duration. Therefore, with WUT1 at 0xBC or 188, the resulting wait duration is:


$$0.48\text{ms} + (t_{DET} \times 0.08\text{ms}) = 0.48 + (188 \times 0.08) = 15.52\text{ms}$$

This duration exceeds the 15.5ms requirement. To match a Manchester 0x0000 (alternating 1's and 0's), the PREAMBLE\_WORD1 and PREAMBLE\_WORD2 is each set to 0x00. For this configuration, write the 15 consecutive bytes from address 0x00 as decimal [70, 38, 8, 36, 167, 9, 10, 31, 0, 27, 27, 133, 15, 0, 0] or hexadecimal [0x46, 0x26, 0x08, 0x24, 0xA7, 0x09, 0x0A, 0x1F, 0x00, 0x1B, 0x1B, 0x85, 0x0F, 0x00, 0x00]. In addition, write decimal values of [188, 98, 149] or hexadecimal [0x23, 0x62, 0x95] to registers 0x17, 0x18, and 0x19, respectively.

This full configuration results in a PollingRX time of 15.52ms and a wait time of 1.552s.

Typical Application Circuit


I<sup>2</sup>C Mode (PRESET\_I2C = V<sub>DD</sub>)





Typical Application Circuit (continued)

Preset Mode (PRESET\_I2C = OPEN or GND)



Ordering Information

PART NUMBER	TEMP RANGE	PIN_PACKAGE
MAX41473GTC+	-40°C to +105°C	12-TQFN
MAX41473GTC+T	-40°C to +105°C	12-TQFN
MAX41474GTC+	-40°C to +105°C	12-TQFN
MAX41474GTC+T	-40°C to +105°C	12-TQFN

+ Denotes a lead(Pb)-free/RoHS-compliant package

T Denotes tape-and-reel

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/21	Initial Release	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*