# **NAU8502 24-bit Stereo Audio ADC with Differential Microphone Inputs**

### <span id="page-0-0"></span>**1. GENERAL DESCRIPTION**

The NAU8502 is a low power, high quality audio input system for portable applications. In addition to precision 24-bit stereo ADCs, this device integrates a broad range of additional functions to simplify implementation of complete audio systems. The NAU8502 includes low-noise stereo differential high gain microphone inputs with wide range programmable amplifiers, separate line inputs, and an analog bypass/side tone line level stereo output.

Advanced on-chip digital signal processing includes a limiter/ALC (Automatic Level Control), 5-band equalizer, notch filter, and a high-pass filter for speech optimization and wind noise reduction. The digital interface can operate as either a master or a slave. Additionally, an internal Fractional-N PLL is available to accurately generate any audio sample rate clock for the ADCs derived using any available system clock from 8MHz through 33MHz.

The NAU8502 operates with analog supply voltages from 2.7V to 3.6V, while the digital core can operate as low as 1.71V to conserve power. Internal control registers enable flexible power conserving modes, shutting down or reducing power in sub-sections of the chip under software control.

The NAU8502 is specified for operation from -40°C to +85°C, and is available with full automotive AEC-Q100 and TS16949 compliant device is available upon request.

### <span id="page-0-1"></span>**2. FEATURES**

### **24-bit signal processing linear Audio ADC**

- ADC: 90dB SNR and -80dB THD ("A" weighted)
- Supports any sample rates from 8KHz 48kHz

### **Analog I/O**

- Very wide range programmable input amplifier
- Stereo line inputs with gain options and mixing
- Stereo differential input microphone amplifiers

### **Interfaces**

- Standard audio interfaces: PCM and  $l^2S$
- $\blacksquare$  Serial control interfaces with read/write capability)

### **New Features**

- Passive LINE OUT
- **Demonstral Con-Chip LDO**<br> **Con-chip bight**
- On-chip high resolution Fractional-N PLL

### **Additional features**

- **5-band Graphic Equalizer**
- **Automatic level control / limiter**
- **Programmable Notch Filter**
- **High Pass Filter/ Wind Noise Reduction**

### **Applications**

- Audio Recording Devices
- **Security Systems**
- **Video and Still Cameras**
- **Enhanced Audio Inputs for SOC products**
- Audio Input Accessory Products<br>■ Gaming Systems
- Gaming Systems



### <span id="page-1-0"></span>**3. PIN CONFIGURATION**



<span id="page-1-1"></span>Figure 1: 32-Pin QFN Package

### <span id="page-2-0"></span>**4. PIN DESCRIPTION**

<b>Pin Name</b>	Pin No	Functionality	Pin Type
$GPIO < 1$ >	$\mathbf{1}$	General Purpose IO Number One	$IO$
<b>SCLK</b>	$\overline{2}$	SPI or 2-Wire Serial Clock	$\mathbf I$
<b>VDDB</b>	$\overline{3}$	Digital Supply Buffer	PI
<b>VDDC</b>	$\overline{4}$	Digital Supply Core	PI
<b>VSSD</b>	5	Digital Ground	PI
<b>MODE</b>	6	Interface Select (2-Wire:low or SPI:high)	$\mathbf I$
<b>MCLK</b>	$\overline{7}$	<b>Master Clock</b>	I
<b>BCLK</b>	8	<b>Bit Clock</b>	$IO$
<b>ADCOUT</b>	9	Digital Audio Data Output	$\Omega$
<b>FS</b>	10	Frame Sync	$NO$
<b>LDOENABLE</b>	11	Enable Internal LDO, 5V Tolerant	I
VSSA2	12	Analog Ground	PI
<b>MICBIAS</b>	13	Microphone Bias	AO
<b>LDOVIN</b>	14	LDO Input Voltage $(4.5V \sim 5.5V)$	PI
<b>VDDA</b>	15	Analog Supply,	PI
/LDOVOUT		LDOVOUT when LDOENABLE > 1.8V	/PO
P <sub>2</sub> IN	16	<b>Right Channel Stage 2 Input</b>	AI
P2OUT	17	<b>Right Channel Stage 1 Output</b>	AO
<b>RLINOUT</b>	18	Right Channel High Impedance Output	AO
MIC2N	19	<b>Right Channel Microphone Negative Input</b>	AI
MIC2P	20	Right Channel Microphone Positive Input	AI
MIC1P	21	Left Channel Microphone Positive Input/DM_IN	AI, I
MIC1N	22	Left Channel Microphone Negative Input/DM_CLK	AI, O
<b>LLINOUT</b>	23	Left Channel High Impedance Output	AO
P1OUT	24	Left Channel Stage 1 Output	AO
P1IN	25	Left Channel Stage 2 Input	AI
<b>VMID</b>	26	Decoupling internal analog mid supply reference	AO
<b>VREF</b>	27	Buffer Mid supply reference	AO
GPIO<3>/SO	28	General Purpose IO Number Three, 4 Wire SPI	$IO$
GPIO < 2	29	General Purpose IO Number Two	$NO$
VSSA1	30	Analog Ground	PI
CSB	31	<b>SPI</b> Chip Select	$\mathbf I$
<b>SDIO</b>	32	SPI Data In or 2-Wire I/O	$IO$

Table 1: Pin Description

<span id="page-2-1"></span>**TYPE PI**: Power In, **PO**: Power Out, **AI**: Analog input, **AO**: Analog output, **I**: input, **O**: output, **I/O**: bi-directional.

- **1. The QFN32 package includes a bulk ground connection pad on the underside of the chip. This bulk ground should be thermally tied to the PCB, and electrically tied to the analog ground.**
- **2. Unused analog input pins should be left as no-connection.**
- **3. Unused digital input pins should be tied to ground.**

<span id="page-3-0"></span>**5. BLOCK DIAGRAM**



<span id="page-3-1"></span>Figure 2: NAU8502 General Block Diagram

# <span id="page-4-0"></span>6. Table of Contents









# <span id="page-8-0"></span>7. List of Figures



# nuvoTon



# <span id="page-10-0"></span>8. List of Tables



### <span id="page-11-0"></span>**9. ABSOLUTE MAXIMUM RATINGS**



*CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.*

### <span id="page-11-1"></span>**10. OPERATING CONDITIONS**



Note 1 : VDDA ≥ VDDB Note 2 : VDDB ≥ VDDC Note3: When Using PLL, VDDA ≥ 2.7V and VDDC ≥ 1.9V

# **ELECTRICAL CHARACTERISTICS**

VDDC = +1.8V, VDDA = VDDB = 3.3V, LDOVIN = +5V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.





PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT **Automatic Level Control (ALC)/Limiter – ADC only** Target Record Level **Contract Record Level** - Contract Record Level **Contract Record Level** -6 dB Programmable Gain -12 35.25 dB Programmable Gain Step Programmable Gain Step
<br>
Size  $\begin{array}{|c|c|c|c|c|c|}\n\hline\n\text{Size} & & \text{dB}\n\end{array}$ Gain Hold Time  $4.6$  tHOLD  $\left[\begin{array}{c} \text{MCLK}=12.288\text{MHz} \end{array}\right]$  0/2.67/.../43691 (time  $\frac{d}{dx}$  doubles with each step) ms Gain Ramp-Up (Decay) Gain Ramp-Up (Decay)  $10CY$ ALC Mode ALCM=0 MCLK=12.288MHz 3.3 / 6.6 / 13.1 / … / 3360  $\begin{array}{c} 0.576.5716117...70000 \end{array}$  ms Limiter Mode ALCM=1 MCLK=12.288MHz 0.73 / 1.45 / 2.91 / … / 744 (time doubles with each step) ms ALC Mode ALCM=0 0.83 / 1.66 / 3.33 / … / 852  $(\text{time doubles with each step})$  ms

MCLK=12.288MHz

MCLK=12.288MHz

0.18 / 0.36 / 0.73 / … / 186  $\begin{array}{c} 0.18763676137...7180 \end{array}$  ms

 $VDDB$   $V$ 

 $VDDB$   $VDDB$   $V$ 

 $0.3 \times$  $VDDB$   $V$ 

0.1 x  $VDDB$   $V$ 

 $0.7 \times$ 

Limiter Mode ALCM=1

VDDC = +1.8V, VDDA = VDDB = 3.3V, LDOVIN = +5,  $Ta = +25\degree C$ , 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

### **Notes**

1. Full Scale is relative to VDDA (FS = VDDA/3.3.).

Output LOW Level  $V_{OL}$   $|_{IOH} = -1mA$ 

Gain Ramp-Down (Attack) tATK<br>Time <sup>5, 6</sup>

Input HIGH Level  $V_{\text{IH}}$ 

Input LOW Level  $V_{\parallel}$ 

**Digital Input / Output** 

2. Signal-to-noise ratio (dB) - SNR is a measure of the difference in level between the full-scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).

3. THD+N (dB) - THD+N are a ratio, of the rms values, of (Noise + Distortion)/Signal.

Output HIGH Level  $V_{OH}$   $|_{OL} = 1 \text{ mA}$  0.9 ×

4. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.

5. Ramp-up and Ramp-Down times are defined as the time it takes to change the PGA gain by 6dB of its gain range.

6. All hold, ramp-up and ramp-down times scale proportionally with MCLK

### <span id="page-15-0"></span>**11. FUNCTIONAL DESCRIPTION**

The NAU8502 includes low-noise stereo differential high gain microphone inputs with wide range programmable amplifiers, separate line inputs, and an analog bypass/sidetone line level stereo output.

Advanced on-chip digital signal processing includes a limiter/ALC (Automatic Level Control), 5-band equalizer, notch filter, and a high-pass filter for speech optimization and wind noise reduction. The digital interface can operate as either a master or a slave. Additionally, an internal fractional-N PLL is available to accurately generate any audio sample rate clock for the ADCs derived using any available system clock from 8MHz through 33MHz.

### <span id="page-15-1"></span>**11.1 SIGNAL PATH**

The NAU8502 integrates two audio ADC. The input path is highly configurable with 2 programmable gain stages. The first gain stages outputs are connected to the pin P1OUT and P2OUT and can be used to ac couple the signal to the inputs of the second gain stages P1IN and P2IN.

All inputs are maintained at a DC bias at approximately half of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.



<span id="page-15-2"></span>Figure 3 Input path description





# <span id="page-16-1"></span><span id="page-16-0"></span>**11.1.1 Positive Microphone Inputs (MIC1P MIC2P)**

The positive microphone inputs (MIC1P MIC2P) can be used as part of the differential input. They multiplex to the positive terminal of the first stage PGA gain amplifier by setting LMICP2INPPGA (0x4B[0]) or RMICP2INPPGA (0x4C[0]) to HIGH or can be connected to VREF by setting LMICP2INPPGA (0x4B[0]) and to RMICP2INPPGA (0x4C[0]) to LOW. MIC1P and MIC2P can be connected directly to the second stage of the PGA by setting LMBE  $(0x2[4])$  and RMBE  $(0x3[4])$  to LOW.

In single ended applications where MIC1P, MIC2P inputs are used without using MIC1N and MIC2N, the PGA gain is

$$
Gain_{non-inverting-input} = 20. \log \left( 1 + 10^{\frac{Gain_{inverting-input}}{20}} \right)
$$

This gain is valid only if the MIC1N and MIC2N pins are terminated to a low impedance signal point. This can be done by setting LMICN2BVREF, RMICN2BREF, LMICP2INPPGA, RMICP2INPPGA, to HIGH and LMICN2INPPGA1(0x4B[1]), RMICN2INPPGA1(0x4C[1]) are set to LOW. This termination should normally be an AC coupled path to signal ground. This input impedance depends on the selection of register LDC(0xA[1]) and RDC(0xA[0]). The following table gives the nominal input impedance for this input.



<span id="page-17-1"></span>Table 3: Microphone Non-Inverting Input Impedances

When the associated control bit of LMICP2INPPGA, RMICP2INPPGA, LMICN2BVREF and RMICN2BVREF are set to logic = 0, the positive microphone input pins are connected to a resistor of approximately 40kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC+ pin close to VREF at all times.

### <span id="page-17-0"></span>**11.1.2 Negative Microphone Inputs (MIC1N MIC2N)**

The negative microphone inputs (MIC1N, MIC2N) have two distinctive configuration; differential input or single ended input. These inputs multiplex to the negative terminal of the PGA gain amplifier by setting LMICN2INPPGA1 (0x4B[1]) or RMICN2INPPGA1 (0x4C[1]) to HIGH. When the MIC1N, MIC2N are used as a single ended input, MIC1P MIC2P should be connected to VMID by setting LMICP2INPPGA, RMICP2INPPGA, LMICN2BVREF and RMICN2BVREF to LOW. The P1IN, P2IN input signals can also be mixed with the MIC1N MIC2N input signals by setting LMIC2\_2INPPGA1 (0x4B[2]) and RMIC2\_2INPPGA1 (0x4C[2]) to HIGH. By setting LMICN2INPPGA1 and RMICN2INPPGA1 to LOW, the pins of MIC1N and MIC2N internally connect to a resistor of approximately 30kΩ that's tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MICpin close to VREF at all times. It is important for a system designer to know that the MIC1N and MIC2N input impedances vary as a function of the selected PGA gain. This is normal and expected for a difference amplifier type

# **LIVOTON**

topology. The above table gives the nominal resistive impedance values for this input over the possible gain range. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values. In a differential configuration LMICN2INPPGA1 (0x4B[1]) or RMICN2INPPGA1 (0x4C[1]) and LMICP2INPPGA (0x4B[0]) or RMICP2INPPGA (0x4C[0]) are set to HIGH. The gain, listed in [Table 4,](#page-18-1) is less than in the MIC1P MIC2P single-ended configuration explained in chapter 12.1.1.



<span id="page-18-1"></span>Table 4: Microphone Inverting Input Impedances

### <span id="page-18-0"></span>**11.1.3 The Single Ended Auxiliary Input (P1IN P2IN)**

The single ended auxiliary inputs have two different paths.

- Directly connected to the first stage Programmable Gain amplifier
- Used in conjunction with P[1-2]OUT as AC coupled input to the second stage PGA

The second-stage PGA gain ranges from -12dB to +35.25 dB with 0.75db step.

The two paths above go through the ADC filters where the ALC loop may be used to control the amplitude of the input signal. The device also has an internal configurable biasing circuit for biasing the microphone, reducing external components.

When LMIC2\_2INPPGA2 and RMIC2\_2INPPGA2 are set to LOW, the single ended auxiliary input pins are connected to a resistor of approximately 30kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the P[1-2]IN pin close to VREF at all times.



<b>MICN PIN to inverting PGA input</b> <b>Nominal Input Impedance</b>						
Gain (dB)	Impedance ( $k\Omega$ )					
12	19					
18	11					
30	2.9					
35.25	1 6					

<span id="page-19-1"></span>Table 5: Microphone Inverting Input Impedances

### <span id="page-19-0"></span>**11.1.4 PGA Gain Control**

The two stages of PGA amplification have independent gain settings.

The first stage PGA, also called mic pre-amp or boost, is enabled by LMBE and RMBE (0x02[4] 0x03[4]). The first stage PGA has four fixed gain settings +13dB, +18dB. +28dB, +33dB controlled by LMICBOOST (0x2[6:5]) and RMICBOOST (0x3[6:5]). The mute registers LMBMUTE and RMBMUTE are reserved and cannot be used. When LMBE and RMBE are disabled, the first stage PGA is automatically bypassed and routed to the input of the second stage PGA.

The second stage PGA has a range of -12dB to +35.25dB in 0.75dB steps, controlled by INPPGALVOL (0x4D) INPPGARVOL (0x4E). Registers LINVOL 99i and RINVOL 0x01 may also be used to set the second stage PGA gain that are eventually mapped to INPPGALVOL and INPPGARVOL.

Second stage Input PGA gain will not take effect when ALC is enabled using register ALCEN (0xC[8:7]).

Zero crossing on the first stage PGA is enabled with LMZC (0x2[3]) and RMZC(0x3[3]). Zero crossing on the second stage PGA is enabled with LPZC (0x2[2]) and RPZC (0x3[2]).

<span id="page-19-2"></span>

Table 6: Registers associated with Input PGA Gain Control

# nuvoTon

### <span id="page-20-0"></span>**11.2 MICROPHONE BIASING**



### Figure 4: Microphone Bias Schematic

<span id="page-20-1"></span>The MICBIAS pin is a low-noise microphone bias source for an external microphone, which can provide a maximum of 3mA of bias current. This DC bias voltage is suitable for powering either traditional ECM (electret) type microphones, or for MEMS types microphones with an independent power supply pin. Seven different bias voltages are available for optimum system performance, depending on the specific application. The microphone bias pin normally requires an external filtering capacitor as shown on the schematic in the Application section.

It has various voltage values selected by a combination of bits MICBIASM[4] address (0x5A) and MICBIASV[1:0] address (0x06).

When MICBIASM[4] is set to HIGH, low-noise is achieved by an internal resistor of approximately 200-ohms in series with the output pin. This creates a low pass filter in conjunction with the external microphone-bias filter capacitor, but without any additional external components.



Table 7: Register associated with Microphone Bias

<span id="page-21-1"></span>Below are the unloaded values when MICBIASM[4] is set to 1 and 0. When loaded, the series resistor will cause the voltage to drop, depending on the load current.



Table 8: Microphone Bias Voltage Control

## <span id="page-21-2"></span><span id="page-21-0"></span>**11.3 UNUSED ANALOG I/O AND VMID SELECTION**

# nuvoTon



Figure 5 Tie-off Options

<span id="page-22-0"></span>In audio and voice systems, any time there is a sudden change in voltage to an audio signal, an audible pop or click sound may be the result. Systems that change input and output configurations dynamically, or which are required to manage low power operation, need special attention to possible pop and click situations. The NAU8502 includes many features which may be used to greatly reduce or eliminate pop and click sounds. The most common cause of a pop or click signal is a sudden change to an input or output voltage. This may happen in either a DC coupled system, or in an AC coupled system.

The strategy to control pops and clicks is similar for either a DC coupled system, or an AC coupled system. The case of the AC coupled system is the most common and the more difficult situation, and therefore, the AC coupled case will be the focus for this information section. When an input or output pin is being used, the DC level of that pin will be very close to half of the VDDA voltage that is present on the VMID pin. In all cases, any input or output capacitors will become charged to the operating voltage of the used input or output pin. The goal to reduce pops and clicks is to insure that the charge voltage on these capacitors does not change suddenly at any time.

In order to use the tie-off on the VREF buffer REGENABLE[8] 0x71 must be set to 1.

When an input or output is in a not-used operating condition, it is desirable to keep the DC voltage on that pin at the same voltage level as the DC level of the used operating condition. This is accomplished using special internal DC voltage sources that are at the required DC values. When an input or output is in the not-used condition, it is connected to the correct internal DC voltage as not to have a pop or click. This type of connection is known as a "tie-off" condition.

Outputs will automatically be tied to the VMID voltage value. The input pullups are connected to BUFIOEN[3] address (0x21) buffer with a voltage source (VMID). The output pullups can be connected to the same buffer.

Automatic internal logic determines whether an input or output pin is in the used or un-used condition. This logic function is always active. An output is determined to be in the un-used condition when it is in the disabled unpowered condition, as determined by the power management registers. An input is determined to be in the un-used condition when all internal switches connected to that input are in the "open" condition.

### <span id="page-23-0"></span>**11.4 DIGITAL MICROPHONE**

The digital microphone interface is enabled by setting register EN\_DIG\_MIC\_L (0x68[4]) or EN\_DIG\_MIC\_R (0x68[5]). NAU8502 can support up to two digital microphones through pin MIC1P. When pin MIC1N is configured as DM\_CLK output, NAU8502 will generate a clock signal in the range of 1-4Mhz to support the digital microphone operation. Volume control for the digital microphone can be set in two ways. If ALCEN (0xC) is off, volume control for the digital microphone is provided by ADCVOLL (0x2f) and ADCVOLR(0x30). If ALCEN is on, volume control is set by the ALC registers in address 0xC.



<span id="page-23-1"></span>Figure 6 Digital Microphone Waveforms

### <span id="page-24-0"></span>**11.5 ADC DIGITAL FILTER BLOCK**



Figure 7: ADC Digital Filter Path Block Diagram

<span id="page-24-1"></span>The ADC digital filter block performs a 24-bit signal processing. The block consists of an oversampled analog sigmadelta modulator, digital decimator, digital filter, high pass filter, and a notch filter. The oversampled analog sigma-delta modulator provides a bit stream to the decimation stages and filter. The ADC coding scheme is in twos-complement format and the full-scale input level is proportional to VDDA. With a 3.3V supply voltage, the full-scale level is 1.0VRMS and any voltage greater than full scale may overload the ADC and cause distortion. The ADC is enabled by setting ADL[3] and ADR[2] in address (0x06) to HIGH. Polarity and oversampling rate of the ADC output signal can be changed by POLARITY[6:5] address (0x05) and ADCOSR[3] address (0x2E) respectively.



### Table 9: Register associated with ADC

### <span id="page-25-2"></span><span id="page-25-0"></span>**11.5.1 Programmable High Pass Filter (HPF)**

The high pass filter (HPF) has two different modes that it can operate in either Audio or Application mode HPFAPP[7] address (0x2E). In Audio Mode (HPFAPP=0) the filter is first order, with a cut-off frequency of 3.7kHz. In Application mode (HPFAPP=1) the filter is second order, with a cut-off frequency selectable via the HPFCUT[6:4] register bits. Cut-off frequency of the HPF depends on sample frequency selected by SMPLR[3:1] address (0x27). The HPF is enabled by setting ADCHPD[0] address (0x05) to LOW. Table below shows the cut-off frequencies with different sampling rate.

HPFCUT[6:4]	fs $(kHz)$										
	$SMPLR = 101/100$			SMPLR=011/010			SMPLR=001/000				
	8	11.025	12 <sup>°</sup>	16	22.05	24	32	44.1	48		
000	82	113	122	82	113	122	82	113	122		
001	102	141	153	102	141	153	102	141	153		
010	131	180	156	131	180	156	131	180	156		
011	163	225	245	163	225	245	163	225	245		
100	204	281	306	204	281	306	204	281	306		
101	261	360	392	261	360	392	261	360	392		
110	327	450	490	327	450	490	327	450	490		
111	408	563	612	408	563	612	408	563	612		

Table 10: High Pass Filter Cut-off Frequencies (HPFAM=1)

### <span id="page-25-3"></span><span id="page-25-1"></span>**11.5.2 Programmable Notch Filter (NF)**

Each ADC is optionally supported by a notch filter in the digital output path. Filter operation and settings are always the same for both left and right channels. A notch filter is useful to filter out a very narrow band of audio frequencies in a stop band around a given center frequency. The notch filter is enabled by setting NFCEN (0x3B[7]) to 1. The center frequency is programmed by setting registers 0x3B, 0x3C, 0x3D, and 0x3E, bits 0 to 6 (NFA0[13:7], NFA0[6:0], NFA1[13:7], NFA1[6:0]), with two's complement coefficient values calculated using Table 12.

Registers that affect operation of the notch filter are:

- 0x3B Notch filter enable/disable
- 0x3B Notch filter a0 coefficient high order bits and update bit
- 0x3C Notch filter a0 coefficient low order bits and update bit
- 0x3D Notch filter a1 coefficient high order bits and update bit
- 0x3E Notch filter a1 coefficient low order bits and update bit

*Important:* The register update bits are write-only bits. The update bit function is important so that all filter coefficients actively being used are changed simultaneously, even though these register values must be written sequentially. When there is a write operation to any of the filter coefficient settings, but the update bit is not set (value  $= 0$ ), the value is stored as pending for the future, but does not go into effect. When there is a write operation to any coefficient register, and the update bit is set (value  $= 1$ ), then the new value in the register being written is immediately put into effect, and any pending coefficient value is put into effect at the same time.

Coefficient values are in the form of 2's-complement integer values, and must be calculated based upon the desired filter properties. The mathematical operations for calculating these coefficients are detailed in the following table.



Table 11: Registers associated with Notch Filter Function

<span id="page-26-2"></span>

Table 12: Equations to Calculate Notch Filter Coefficients

# <span id="page-26-3"></span><span id="page-26-0"></span>**11.5.3 Digital ADC Gain Control**

The digital ADC can be muted by setting "0000 0000" to ADCVOLL[7:0] address (0x2F) for the left channel or ADCVOLR[7:0] address (0x30) for the right channel. Any other combination digitally attenuates the ADC output signal in the range -127dB to 0dB in 0.5dB increments]. The gain setting takes effect only when the update bit in the MSB of the gain register is set.



Table 13: Register associated with ADC Gain

### <span id="page-26-4"></span><span id="page-26-1"></span>**11.6 EQUALIZER**

The NAU8502 includes a 5-band graphic equalizer with low distortion, low noise, and wide dynamic range. The equalizer is applied to both left and right channels. Registers that affect operation of the 5-Band Equalizer are:

- 0x32 Band 1 gain control and cut-off frequency
- 0x33 Band 2 gain control, center cut-off frequency, and bandwidth
- 0x34 Band 3 gain control, center cut-off frequency, and bandwidth
- 0x35 Band 4 gain control, center cut-off frequency, and bandwidth
- 0x36 Band 5 gain control and cut-off frequency

Each of the five equalizer bands is independently adjustable for maximum system flexibility, and each offers up to 12dB of boost and 12dB of cut with 1dB resolution. The high and the low bands are shelving filters (high-pass and low-pass, respectively), and the middle three bands are peaking filters. Details of the register value settings are described below. Response curve examples are provided in the Appendix of this document.



### Table 14: Equalizer Center/Cutoff Frequencies

<span id="page-27-2"></span>



### <span id="page-27-3"></span><span id="page-27-0"></span>**11.7 PROGRAMMABLE GAIN AMPLIFIER (PGA)**

The NAU8502 has a programmable gain amplifier (PGA) which controls the gain such that the signal level of the PGA remains substantially constant as the input signal level varies within a specified dynamic range. The Automatic Level Control (ALC) can operate in either normal mode or limiter mode.

The Automatic Level Control (ALC) seeks to control the PGA gain in response to the amplitude of the input signal such that the PGA output maintains a constant envelope. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x0C).

### <span id="page-27-1"></span>**11.7.1 Automatic level control (ALC)**

The ALC seeks to control the PGA gain such that the PGA output maintains a constant envelope. This helps to prevent clipping at the input of the sigma delta ADC while maximizing the full dynamic range of the ADC. The ALC monitors the output of the ADC, measured after the digital decimator has converted it to 1.23 fixed-point formats. The ADC output is fed into a peak detector, which updates the measured peak value whenever the absolute value of the input signal is higher than the current measured peak. The measured peak gradually decays to zero unless a new peak is detected, allowing for an accurate measurement of the signal envelope. Based on a comparison between the measured peak value and the target value, the ALC block adjusts the gain control, which is fed back to the PGA.



Figure 8: ALC Block Diagram

<span id="page-28-0"></span>The ALC is enabled by setting ALCEN[8:7] address (0x0C) bit HIGH. The ALC has two functional modes, which is set by ALCMODE[5] address (0x0D).

- $\blacksquare$  Normal mode (ALCMODE = LOW)
- Peak Limiter mode (ALCMODE = HIGH)

When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must be made by writing to the PGAGAIN[5:0] address (0x4D). A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x0C).

<span id="page-28-1"></span>

The registers listed in the following section allow configuration of ALC operation with respect to:

- **ALC** target level
- **Gain increment and decrement rates**
- **Minimum and maximum PGA gain values for ALC operating range**
- Hold time before gain increments in response to input signal
- **Inhibition of gain increment during noise inputs**
- **Limiter mode operation**





<span id="page-29-0"></span>The operating range of the ALC is set by ALCMAXGAIN[6:4] address (0x0C) and ALCMINGAIN[7:5] address (0x0B) bits such that the PGA gain generated by the ALC is between the programmed minimum and maximum levels. When the ALC is enabled, the PGA gain setting from INPPGAVOLL and INPPGAVOLR (0x4D and 0x4E) has no effect.

In Normal mode, the ALCMXGAIN bits set the maximum level for the PGA in the ALC mode but in the Limiter mode ALCMXGAIN has no effect because the maximum level is set by the initial PGA gain setting upon enabling of the ALC.





Table 17: ALC Maximum and Minimum Gain Values

### <span id="page-30-3"></span><span id="page-30-0"></span>**11.7.1.1 Normal Mode**

Normal mode is selected when ALCMODE[5] address (0x0D) is set LOW and the ALC is enabled by setting either of the ALCEN[8:7] bits address (0x0C) HIGH. This block adjusts the PGA gain setting up and down in response to the input level. A peak detector circuit measures the envelope of the input signal and compares it to the target level set by ALCSL[3:0] address (0x0C). The ALC increases the gain when the measured envelope is less than (target – 1.5dB) and decreases the gain when the measured envelope is greater than the target. The following waveform illustrates the behavior of the ALC.



Figure 10: ALC Normal Mode Operation

# <span id="page-30-2"></span><span id="page-30-1"></span>**11.7.1.2 ALC Hold Time (Normal mode Only)**

The hold parameter ALCHT[3:0] address (0x0D) configures the time between detection of the input signal envelope being outside of the target range and the actual gain increase.

Input signals with different characteristics (e.g., voice vs. music) may require different settings for this parameter for optimal performance. Increasing the ALC hold time prevents the ALC from reacting too quickly to brief periods of silence such as those that may appear in music recordings; having a shorter hold time, on the other hand, may be useful in voice applications where a faster reaction time helps to adjust the volume setting for speakers with different volumes. The waveform below shows the operation of the ALCHT parameter.





### <span id="page-31-1"></span><span id="page-31-0"></span>**11.7.1.3 Peak Limiter Mode**

Peak Limiter mode is selected when ALCMODE[5] address (0x0D) is set to HIGH and the ALC is enabled by setting ALCEN[8:7] address (0x0C). In limiter mode, the PGA gain is constrained to be less than or equal to the gain setting at the time the limiter mode is enabled. In addition, attack and decay times are faster in limiter mode than in normal mode as indicated by the different lookup tables for these parameters for limiter mode. The following waveform illustrates the behavior of the ALC in Limiter mode in response to changes in various ALC parameters.



<span id="page-31-2"></span>Figure 12: ALC Limiter Mode Operations

When the input signal exceeds 87.5% of full scale, the ALC block ramps down the PGA gain at the maximum attack rate (ALCATK=0000) regardless of the mode and attack rate settings until the ADC output level has been reduced below the threshold. This limits ADC clipping if there is a sudden increase in the input signal level.

### <span id="page-32-0"></span>**11.7.1.4 Attack Time**

When the absolute value of the ADC output exceeds the level set by the ALC threshold, ALCSL[3:0] address (0x0C), attack mode is initiated at a rate controlled by the attack rate register ALCATK[3:0] address (0x0E). The peak detector in the ALC block loads the ADC output value when the absolute value of the ADC output exceeds the current measured peak; otherwise, the peak decays towards zero, until a new peak has been identified. This sequence is continuously running. If the peak is ever below the target threshold, then there is no gain decrease at the next attack timer time; if it is ever above the target-1.5dB, then there is no gain increase at the next decay timer time.

### <span id="page-32-1"></span>**11.7.1.5 Decay Times**

The decay time ALCDCY[7:4] address (0x0E) is the time constant used when the gain is increasing. In limiter mode, the time constants are faster than in ALC mode.

### <span id="page-32-2"></span>**11.7.1.6 Noise gate (normal mode only):**

A noise gate is used when there is no input signal or the noise level is below the noise gate threshold. The noise gate is enabled by setting NGAT[0] address (0x0B) to HIGH. It does not remove noise from the signal. The noise gate threshold NGTH[4:2] address (0x0B) is set to a desired level so when there is no signal or a very quiet signal (pause), which is composed mostly of noise, the ALC holds the gain constant instead of amplifying the signal towards the target threshold. The noise gate only operates in conjunction with the ALC (ALCEN[8:7] 0x0C) and ONLY in Normal mode. The noise gate flag is asserted when

(Signal at ADC – PGA gain – MIC Boost gain) < ALCNTH (ALC Noise Gate Threshold) (dB)

Levels at the extremes of the range may cause inappropriate operation, so care should be taken when setting up the function.



<span id="page-32-3"></span>Figure 13: ALC Operation with Noise Gate disabled



Figure 14: ALC Operation with Noise Gate Enabled

## <span id="page-33-1"></span><span id="page-33-0"></span>**11.7.2 Zero Crossing**

The PGA gain comes from either the ALC block when it is enabled or from the PGA gain register setting when the ALC is disabled. Zero crossing detection may be enabled to cause PGA gain changes to occur only at an input zero crossing. Enabling zero crossing detection limits clicks and pops that may occur if the gain changes while the input signal has a high volume.

There are two zero crossing detection enables:

- Register ALCZCE[8] address (0x0D) is only relevant when the ALC is enabled.
- Register PGAZC[2] address (0x02, 0x03) is only relevant when the ALC is disabled.

If the zero crossing function is enabled (using either register) and SLOWCLKEN[0] address (0x27) is asserted, the zero cross timeout function may take effect. If the zero crossing flag does not change polarity within 0.25 seconds of a PGA gain update (either via ALC update or PGA gain register update), then the gain will update. This backup system prevents the gain from locking up if the input signal has a small swing and a DC offset that prevents the zero crossing flag from toggling.

The slow clock timer at address 0x27[0] controls features that happen over a relatively long period of time. This enables the NAU8502 to implement long time-span features without any host/processor management or intervention. The Slow clock timer is initialized in the disabled state but is automatically asserted when zero crossing is enabled.

The slow clock timer rate is derived from MCLK using an integer divider that is compensated for the sample rate as indicated by the register address (0x08/0x27). If the sample rate register value precisely matches the actual sample rate, then the internal slow clock timer rate will be a constant value of 128ms. If the actual sample rate is, for example, 44.1kHz and the sample rate selected in register 0x27 is 48kHz, the rate of the slow clock timer will be approximately 10% slower in direct proportion of the actual vs. indicated sample rate. This scale of difference should not be important in relation to the dedicated end uses of the slow clock timer.

### <span id="page-34-0"></span>**11.8 GPIO**

There are three GPIO pins can be used for;





<span id="page-34-1"></span>GPIO OE[2:0] is used to configure the GPIO1, GPIO2, GPIO3 as input or output pins.

If GPIO\_OE[2]=1 GPIO3 is configured as output pin.

If GPIO\_OE[2]=0 GPIO3 is not configure as input or output pin. See register 0x5A[0] to configure as input pin. If GPIO OE[1]=1 GPIO2 is configured as output pin.

If GPIO OE[1]=0 GPIO2 is configure as input pin. If GPIO OE[0]=1 GPIO1 is configured as output pin. If GPIO OE[0]=0 GPIO1 is configure as input pin.

GPIO\_PE[2:0] is used for GPIO3, GPIO2, GPIO1 pull up/down enable. It is functional only when the GPIO is set to input pin.

GPIO PS[2:0] is used for GPIO3, GPIO2, GPIO1 pull up/down select. If a GPIO's OE=0, PE=1, PS=1, it is weak pulled up. If a GPIO's OE=0, PE=1, PS=0, it is weak pulled down.

GPIOX\_OUT\_SEL[2:0] (where X=1,2,3 for GPIO1, GPIO2, GPIO3) is used as GPIO output function MUX select, when this GPIO is set as output pin.



<span id="page-35-0"></span>Note: when INT\_POL=1, output INTB (low active interrupt), when INT\_POL=0, output INT (high active interrupt)

GPIOX INTE (where X=1,2,3 for GPIO1, GPIO2, GPIO3) is used as GPIO pin trigger interrupt enable. GPIOX INT (where X=1,2,3 for GPIO1, GPIO2, GPIO3) is used as GPIO trigger interrupt flag.

When GPIOX INTE is 1 and GPIOX OE=0, is a rising or falling edge happen, INT/INTB will be asserted (if one of GPIO out is set to select INT/INTB out), user should read REG0x2D (interrupt flags) to check which GPIO is generating Interrupt. Write 1 to corresponding interrupt flag bit will clear the interrupt. Then, the interrupt flag will be cleared and INT pin will be reset.

REG0x2B bit 2, bit 1, bit 0, can be read through I2C or SPI to check the status the GPIO3, GPIO2, GPIO1 input level.
## **11.9 Clock Generation Circuit**

The PLL is fully programmable.



The 8502 has two clock modes that support the ADC converter. It can accept external clocks in the slave mode, or in the master mode, it can generate the required clocks from an external reference frequency using an internal PLL (Phase Locked Loop). The internal PLL is a fractional type scaling PLL, and therefore, a very wide range of external reference frequencies can be used to create accurate audio sample rates.

Separate from this ADC clock subsystem, audio data are clocked to and from the 8502 by means of the control logic described in the Digital Audio Interfaces section. The Frame Sync (FS) and Bit Clock (BCLK) pins in the Digital Audio Interface manage the audio bit rate and audio sample rate for this data flow.

It is important to understand that the Digital Audio Interface does not determine the sampling rate for the ADC data converters, and instead, this rate is derived exclusively from the Internal Master Clock (IMCLK). It is therefore a requirement that the Digital Audio Interface and data converters be operated synchronously, and that the FS, BCLK, and IMCLK signals are all derived from a common reference frequency. If these three clock signals are not synchronous, audio quality will be reduced.

The IMCLK is always exactly 256 times the sampling rate of the data converters. IMCLK is output from the Master Clock Prescaler. The prescaler reduces by an integer division factor the input frequency input clock. The source of this input frequency clock is either the external MCLK pin, or the output from the internal PLL Block.

In Master Mode, the IMCLK signal is used to generate FS and BCLK signals that are driven onto the FS and BCLK pins and input to the Digital Audio Interface. FS is always IMCLK/256 and the duty cycle of FS is automatically adjusted to be correct for the mode selected in the Digital Audio Interface. The frequency of BCLK may optionally be divided to optimize the bit clock rate for the application scenario.

In Slave Mode, there is no connection between IMCLK and the FS and BCLK pins. In this mode, FS and BCLK are strictly input pins, and it is the responsibility of the system designer to ensure that FS, BCLK, and IMCLK are synchronous and scaled appropriately for the application.



Table 20: Registers associated with PLL

## **11.9.1 Phase Locked Loop (PLL) General Description**

The PLL may be optionally used to multiply an external input clock reference frequency by a high resolution fractional number. To enable the use of the widest possible range of external reference clocks, the PLL block includes an optional divide-by-two prescaler for the input clock, a fixed divide-by-four scaler on the PLL output, and an additional programmable integer divider that is the Master Clock Prescaler.

The high resolution fraction for the PLL is the ratio of the desired PLL oscillator frequency  $(f_2)$ , and the reference frequency at the PLL input (f<sub>1</sub>). This can be represented as  $R = f_2/f_1$ , with R in the form of a decimal number: xy.abcdefgh. To program the NAU8502, this value is separated into an integer portion ("xy"), and a fractional portion, "abcdefgh". The fractional portion of the multiplier is a value that when represented as a 24-bit binary number (stored in three 9-bit registers on the NAU8502), very closely matches the exact desired multiplier factor.

To keep the PLL within its optimal operating range, the integer portion of the decimal number ("xy"), must be any of the following decimal values: 6, 7, 8, 9, 10, 11, or 12. The input and output dividers outside of the PLL are often helpful to scale frequencies as needed to keep the "xy" value within the required range. Also, the optimum PLL oscillator frequency is in the range between 90MHz and 100MHz, and thus, it is best to keep f2 within this range.

In summary, for any given design, choose:



Table 21: Registers associated with PLL

## **11.9.2 Phase Locked Loop (PLL) Design Example**

In an example application, a desired sample rate for the ADC is known to be 48.000kHz. Therefore, it is also known that the IMCLK rate will be 256fs, or 12.288MHz. Because there is a fixed divide-by-four scaler on the PLL output, then the desired PLL oscillator output frequency will be 49.152MHz.

In this example system design, there is already an available 12.000MHz clock from the USB subystem. To reduce system cost, this clock will also be used for audio. Therefore, to use the 12MHz clock for audio, the desired fractional multiplier ratio would be  $R = 49.152/12.000 = 4.096$ . This value, however, does not meet the requirement that the "xy"

whole number portion of the multiplier be in the inclusive range between 6 and 12. To meet the requirement, the Master Clock Prescaler can be set for an additional divide-by-two factor. This now makes the PLL required oscillator frequency 98.304 MHz, and the improved multiplier value is now  $R = 98.304/12.000 = 8.192$ .

To complete this portion of the design example, the integer portion of the multiplier is truncated to the value 8 and the fractional portion is multiplied by  $2^{24}$ , as to create the needed 24-bit binary fractional value. The calculation for this is:  $(2^{24})(0.192) = 3221225.472.$ 

It is best to round this value to the nearest whole value of 3221225, or hexadecimal 0x3126E9.

Below are additional examples of results for this calculation applied to commonly available clock frequencies and desired IMCLK 256fs sample rates.



Table 22: PLL Frequency Examples

#### **11.10 Serial Control Interface**

The NAU8502 features two serial bus interfaces SPI and 2-Wire that provide access to the control registers. The MODE pin as shown in the following Table selects the interfaces. 2-Wire interface is compatible with other industry I<sup>2</sup>C serial bus protocol using a bidirectional data signal (SDIO) and a clock signal (SCLK). SPI interface is also compatible with other industry interfaces allowing operation on a simple 3-wire or 4-wire bus. Table below describes the selection of the protocol modes.



Table 23: Control Interface Selection

#### **11.10.1 SPI Serial Control**

The Serial Peripheral Interface (SPI) is one of the widely accepted communication interfaces implemented in Nuvoton's Audio CODEC portfolio. SPI is a software protocol allowing operation on a simple 3-wire or 4-wire bus where the data is transferred MSB first. NAU8502 has three different architectures a 16-bit write and a 24-bit write with 32-bit read and 16 Bit 4 wire Write/Read. The SPI interface consists of a clock (SCLK), chip select (CSb), serial data input (SDIO), and serial data output (SO Pin is ONLY on the 32-PIN QFN package) to configure all the internal register contents. SCLK is static, allowing the user to stop the clock and then start it again to resume operations where it left off.

The 24-bit write operation consists of 8-bits of device address, 7-bits of control register address, and 9-bits of data. The 32-bit read operation consists of 8-bits of device address, 8-bits of control register address, and 16-bits of data of which 9 LSB bits are actual data bits and the rest are 0's. The device address for a write operation is 00010000b = 10h and for a read is 00100000b = 20h. To set the SPI 24-bit Write and 32-bit read the Mode pin is set to "0" and FORCE\_4W\_SPI[8] address (0x69) is set to "1". SPI 32-bit read is only available on the QFN 32-Pin.

See below for the detail is the 16 Bit 4 wire Write and Read operation.

#### **11.10.1.1 16-bit Write Operation (SPI 3 Wire Write)**

The default control interface architecture is SPI 16-bit. This interface architecture consists of 7-bits of control register address, and 9-bits of control register data. The MODE Pin selects the SPI 16-bit. In this mode, the user can only do write operation. The write operation requires a valid control register address, then a valid 9-bit Data Byte and the finally to complete the transaction the CSb has to transition from LOW to HIGH to latch the last 9-bits (data).



Figure 16: Register write operation using a 16-bit SPI Interface

## **11.10.1.2 24-bit Write Operation (SPI 4 Wire Write)**

The 24-bit write operation is a three-byte operation. To start the operation the host controller transitions the CSb from HIGH to LOW. The host micro-controller sends valid device address, then a valid control register address following Data Byte. Finally the interface is terminated by toggling CSb pin from LOW to HIGH. The write operation will accept multiple 9-bit DATA blocks, which will be written in to sequential addresses beginning with the address, specified in the control register address.



Figure 17: Register Write operation using a 24-bit SPI Interface

## **11.10.1.3 32-bit Read Operation (SPI 4 Wire Read)**

The 32-bit read operation is a four-byte operation with 2-bytes of data. The transmission starts with the falling edge of the CSb line and ends with the rising edge of the CSb. The host micro-controller sends device address, control register address byte following 2 bytes of data. The device can receive more than one byte of data by continuously

clocking. Note after reaching the maximum address the internal pointer "rolls over" to address 0x00 (hex). The device will output a dummy byte [0x00] when locations without register assignments are within the sequence.



Figure 18: Register Read operation through a 32-bit SPI Interface

## **11.10.2 2-Wire Serial Control Mode (I2C style Interface)**

The NAU8502 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. Therefore, the 2-Wire operates as slave interface. All communication over the 2-Wire interface is conducted by sending the MSB of each byte of data first.

## **11.10.2.1 2-Wire Protocol Convention**

All 2-Wire interface operations must begin with a START condition, which is a HIGH to LOW transition of SDIO while SCLK is HIGH. All 2-Wire and all interface operations are terminated by a STOP condition, which is a LOW to HIGH transition of SDIO while SCLK is HIGH. A STOP condition at the end of a or write operation places the device in standby mode. An acknowledge (ACK), is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDIO bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDIO line LOW to acknowledge the reception of the eight bits of data.

NAU8502 has two available device addresses. When CSB=0 at initial power up stage, the7 bit device address is "0011010". When CSB=1 at initial power up stage, the7 bit device address is "1011010".

Following a START condition, the master must output a device address byte. The 7-MSB bits are the device address. The LSB of the device address byte is the R/W bit and defines a read  $(R/W = 0)$  or write  $(R/W = 1)$  operation. When this, R/W, bit is a "1", then a read operation is selected and when "0" the device selects a write operation. The device outputs an acknowledge LOW for a correct device address and HIGH for an incorrect device address on the SDIO pin.





Figure 22: Slave Address Byte, Control Address Byte, and Data Byte

# **11.10.2.2 2-WIRE Write Operation**

A Write operation consists of a two-byte instruction followed by one or more Data Bytes. A Write operation requires a START condition, followed by a valid 7 bit device ID byte + (R/W bit=0), a valid 7 bit register address byte "REGISTER ADDRESS[6:0]" + 1 bit data for bit 8 data, data byte for bit 7 to bit 0, and a STOP condition. After each three bytes sequence, the NAU8502 responds with an ACK. If the host doesn't issue a STOP after the 9 bit register data write, the next two bytes write (first 7 bit is dummy data, only remaining 9 bit will be written to the 9 bit register), the register at "REGISTER ADDRESS[6:0] + 1" will be programmed. This is called Burst Register Write. If Burst write keep going, after reaching the memory location 7Fh the register address "rolls over" to 00h.





## **11.10.2.3 2-WIRE Read Operation**

A Read operation consists of a three-byte instruction followed by one or more Data Bytes. The master initiates the operation issuing the following sequence: a START condition, 7 bit device ID byte plus the R/W bit set to "0", a

# **IUVOTON**

register address byte with 7 bit register address + 1 dummy bit, a second START condition, and a second 7 bit device ID with the R/W bit set to "1".

After each of the first three bytes, the NAU8502 responds with an ACK. Then the NAU8502 transmits Data Bytes as long as the master responds with an ACK during the SCLK cycle following the ninth bit of each byte. For the first 2 bytes read, it read the 9 bit register data at the "REGISTER ADDRESS" set at the "register address byte", the master terminates the read operation (issuing a STOP condition) following the last bit of the last Data Byte. If the master doesn't issue STOP right after the first 2 bytes read, the next 2 bytes read will be the register data at the "REGISTER ADDRESS" + 1. This is called "Burst Register read", the burst register read will keep going until the "STOP" condition.

If Burst read keep going, after reaching the memory location 7Fh the pointer "rolls over" to 00h, and the device continues to output data for each ACK received.



Figure 24: Read Sequence (reading 1 register)

#### **11.11 DIGITAL AUDIO INTERFACES**

NAU8502 only uses the Left and right channel to transfer data in normal mode. It supports an independent digital interface for voice and audio. The digital interface is used to output digital data from the ADC. The digital interface can be configured to Master mode or Slave mode.

Master mode is configured by setting MS[6] address (0x07) bit to HIGH. The main clock (MCLK) of the digital interface is provided from an external clock either from a crystal oscillator or from a microcontroller. With an appropriate MCLK, the device generates bit clock (BCLK) and frame sync (FS) internally in the master mode. By generating the bit clock and frame sync internally, the 8502 has full control of the data transfer.

In Master Mode, 8502 drive FS and BCLK, default Frame Sync length of 256 bit clock, it can be set to 128 / 64 / 32 bit clock per Frame Sync. 8502 also can be set to drive Frame Sync length of 192 bit clock in 16KHz sampling rate with an external Master Clock rate of 12.288MHz

Slave mode is configured by setting MS[6] address (0x07) bit to LOW. In this mode, an external controller has to supply the bit clock and the frame sync. The 8502 uses ADCOUT, FS, and BCLK pins to control the digital interface. Care needs to be exercised when designing a system to operate the 8502 in this mode as the relationship between the sample rate, bit clock, and frame sync needs to be controlled by other controller. In both modes of operation, the internal MCLK and MCLK prescalers determine the sample rate for the ADC.

The output state of the ADCOUT pin by default is Hi-Z. Depending on the application, the output can be configured to be Hi-Z, pull-low, pull-high, Low or High. See the table below.



Table 24: ADCOUT pin behavior selections



Six different audio formats are supported by 8502 with most significant bit first and they are as follows.

Table 25: Standard Interface modes



Table 26: Audio Interface Control Registers

#### **11.11.1 Right Justified audio data**

In right justified mode, the left channel serial audio data is synchronized with the frame sync falling edge, the left channel serial audio data is synchronized with the frame sync rising edge. Left channel data is transferred during the HIGH frame sync. Right Channel data is transferred during the LOW frame sync. The MSB data is sampled first. The LSB is aligned with the falling edge of the frame sync signal (FS). Right justified format is selected by setting FORMAT[1:0] address (0x07) to "00" binary.



Figure 25: Right Justified Audio Interface

#### **11.11.2 Left Justified audio data**

In Left justified mode, the left channel serial audio data is synchronized with the frame sync rising edge, the right channel serial audio data is synchronized with the frame sync falling edge. Left channel data is transferred during the HIGH frame sync. Right channel data is transferred during the LOW frame sync. The MSB data is sampled first. The MSB data is latched on the first rising edge of BCLK following a frame sync transition (FS). Left justified format is selected by setting FORMAT[1:0] address (0x07) to "01" binary.



Figure 26: Left Justified Audio Interface

#### **11.11.3 I<sup>2</sup>S audio data**

In I<sup>2</sup>S mode, the left and right channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the LOW frame sync. Left channel data is transferred during the HIGH frame sync. The MSB data is sampled first. The MSB data is latched on the second rising edge of BCLK following a frame sync transition (FS). I<sup>2</sup>S format is selected by setting FORMAT[1:0] address (0x07) to "10" binary.



Figure 27: I2S Audio Interface

## **11.11.4 PCM audio data**

In PCM mode, the left channel serial audio data is synchronized with the frame sync. The Left Channel MSB data is sampled first. The Left Channel MSB data is latched on the first (DSP mode B) or second (DSP mode A) rising edge of BCLK following a frame sync (FS) rising edge. PCM format is selected by setting FORMAT[1:0] address (0x07) to "11" binary in conjunction with PCMTSEN[8] address (0x5C) set to LOW. If FSP (address 0x07 bit 4)=0, this is DSP mode A, if FSP (address 0x07 bit 4)=1, this is DSP mode B

The starting point of the right phase data depends on the word length WLEN[3:2] address (0x07) after the frame sync (FS) rising edge.



Figure 28: PCM Mode Audio Interface (Special mode)

#### **11.11.5 PCM Time Slot audio data**

PCM Time-Slot format is enabled by setting FORMAT[1:0] address (0x07) to "11" binary in conjunction with PCMTSEN[8] address (0x5C) set to HIGH.

The BCLK 0 is defined as the 1<sup>st</sup> BCLK rising edge after the rising edge FS, so the next rising edge BCLK is the BCLK 1, the Xth rising edge after the BCLK count 0 is defined as BCLK "X"

The Left Channel MSB starts from the BCLK "X" set by Registers TSLOTL[9:0]. The Right Channel MSB starts from the BCLK "Y" set by Registers TSLOTR[9:0] (Register 0x5B, 0x5C and 0x5D).

If ADCOUT will return to the bus condition either on the negative edge of BCLK during the LSB, or on the positive edge of BCLK following the LSB depending on the setting of TRI[7] address (0x5C) (ADCOUT\_OE\_SEl(0x5C[2]) must be 1). Tri-stating on the negative edge allows the transmission of data by multiple sources in adjacent timeslots without the risk of driver contention.



Figure 29: PCM Time Slot Mode (Time slot = 0) (Special mode)

#### **11.11.6 Companding**

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates, and make use of non-linear algorithms. NAU8502 supports two different types of companding A-law and µ-law on both transmit and receive sides. A-law algorithm is used in European communication systems and  $\mu$ -law algorithm is used by North America, Japan, and Australia. This feature is enabled by setting ADC\_COMP[2:1] address (0x25) register bits. Companding converts 13 bits ( $\mu$ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The companded signal is an 8-bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits). As recommended by the G.711 standard (all 8-bits are inverted for  $\mu$ -law, all even data bits are inverted for A-law).

Setting PCM8BIT[5] address 0x5C to 1 will cause the PCM interface to use 8-bit word length for data transfer, overriding the word length configuration setting in WLEN[3:2] address 0x07.



Table 27: Companding Control

The following equations for data compression (as set out by ITU-T G.711 standard):

#### **µ-law (where µ=255 for the U.S. and Japan):**

 $F(x) = \ln(1 + \mu|x|) / \ln(1 + \mu)$  -1  $\le x \le 1$ 

#### **A-law (where A=87.6 for Europe):**

 $F(x) = A|x| / (1 + \ln A)$  **for**  $x \le 1/A$  $F(x) = (1 + \ln A|x|) / (1 + \ln A)$  for  $1/A \le x \le 1$ 

#### **11.12 POWER SUPPLY**

This device has been designed to operate reliably using a wide range of power supply conditions and power-on/poweroff sequences. There are no special requirements for the sequence or rate at which the various power supply pins change. Any supply can rise or fall at any time without harm to the device. However, pops and clicks may result from some sequences. Optimum handling of hardware and software power-on and power-off sequencing is described in more detail in the Power Up/Down Sequencing section of this document.

#### **11.12.1 Power-On Reset**

The NAU8502 does not have an external reset pin. The device reset function is automatically generated internally when power supplies are too low for reliable operation. The internal reset is generated any time that either VDDA or VDDC is lower than is required for reliable maintenance of internal logic conditions. The threshold voltage for VDDA is approximately ~1.52Vdc and the threshold voltage for VDDC is approximately ~0.67Vdc. Note that these are much lower voltages than are required for normal operation of the chip. These values are mentioned here as general guidance as to overall system design.

If either VDDA or VDDC is below its respective threshold voltage, an internal reset condition may be asserted. During this time, all registers and controls are set to the hardware determined initial conditions. Software access during this time will be ignored, and any expected actions from software activity will be invalid.

When both VDDA and VDDC reach a value above their respective thresholds, an internal reset pulse is generated which extends the reset condition for an additional time. The duration of this extended reset time is approximately 50 microseconds, but not longer than 100 microseconds. The reset condition remains asserted during this time. If either VDDA or VDDC at any time becomes lower than its respective threshold voltage, a new reset condition will result. The reset condition will continue until both VDDA and VDDC again higher than their respective thresholds. After VDDA and VDDC are again both greater than their respective threshold voltage, a new reset pulse will be generated, which again will extend the reset condition for not longer than an additional 100 microseconds.

#### **11.12.2 Power Related Software Considerations**

There is no direct way for software to determine that the device is actively held in a reset condition. If there is a possibility that software could be accessing the device sooner than 100 microseconds after the VDDA and VDDC supplies are valid, the reset condition can be determined indirectly. This is accomplished by writing a value to any register other than register 0x00, with that value being different than the power-on reset initial values. The optimum choice of register for this purpose may be dependent on the system design, and it is recommended that the system engineer choose the register test bit for this purpose. After writing a value to register, a read back can be performed on the same register. When the register test bit returns the new value, instead of the power-on reset initial value, software can reliably determine that the reset condition has ended.

# **NUVOTON**

Although it is not required, it is strongly recommended that a Software Reset command should be issued after poweron and after the power-on-reset condition is ended. This will help ensure reliable operation under every power sequencing condition that could occur.

#### **11.12.3 Software Reset**

The control registers can be reset to default conditions by writing 0x000 (TBC) to SoftwareReset[8:0] address (0x0F), using any of the control interface modes. Writing valid data to any other register disables the reset, but all registers will need to be initiated again appropriate to the operation. See the applications section on powering NAU8502 up for information on avoiding pops and clicks after a software reset.

#### **11.12.4 Power Up/Down Sequencing**

Most audio products have issues during power up and power down in the form of pop and click noise. To avoid such issues the NAU8502 provides three different power supplies VDDA, VDDB and VDDC with separated grounds VSSA1 VSSA2, VSSD. The audio CODEC circuitry, the input amplifiers, output amplifiers and drivers, the audio ADC converter, the PLL, and so on, can be powered up and down individually by software control via 2-Wire or SPI interface. The zero cross function should be used when changing the volume in the PGAs to avoid any audible pops or clicks. The recommended power-up and power-down sequences for both the modes are outlined as following.





## Table 28: Power up sequence





## **11.12.5 Reference Impedance (REFIMP) and Analog Bias**

Before the device is functional or any of the individual analog blocks are enabled VMID[8] address (0x06), VMIDSEL[3:2] address (0x0A) and BIASEN[3] address (0x21) must be set. The VMIDSEL[3:2] bits control the resistor values ("R" in [Figure 5\)](#page-22-0) that generates the mid supply reference, VMID. VMIDSEL[3:2] bits control the power up ramp rate in conjunction with the external decoupling capacitor. A small value of "R" allows fast ramp up of the mid supply reference and a large value of "R" provides higher PSRR of the mid supply reference.

The master analog biasing of the device is enabled by setting BIASEN[3] address (0x21). This bit has to be set before for the device to function. The VMID reference block must be enabled by setting VMID[8] address (0x06).

## **11.12.6 Power Saving**

Saving power is one of the critical features in a semiconductor device specially ones used in the Bluetooth headsets and handheld device. NAU8502 has two oversampling rates 64x and 128x. The default mode of operation for the ADC is in 128x oversampling mode which is set by programming ADCOSR[3] address (0x2E) respectively to HIGH. Power is saved by choosing 64x oversampling rate compared to 128x oversampling rate but slightly degrades the noise performance. To reach lowest power possible after the device is functioning set BIASEN[3] address (0x21) bit to LOW.

The ADC current can be further reduced by setting HALF\_BIAS\_ADC\_buffer[7] address (0x5A) to high. This setting is not recommended at high sample rates.

Also the device master bias can be scaled using MBCTRL[1:0] address (0x09).



#### Table 30: Registers associated with Power Saving

#### **11.12.7 Estimated Supply Currents**

NAU8502 can be programmed to enable or disable various analog blocks individually. The table below shows the amount of current consumed by certain analog blocks. Sample rate settings will vary current consumption of the VDDC supply. VDDC consumes approximately 4mA with VDDC = 1.8V and fs = 48kHz. Lower sampling rates will draw lower current.



## Table 31: VDDA 3.3V Supply Current

#### **12 REGISTER DESCRIPTION**

There are two dedicated register spaces:

- 8737 space 0x00 to 0x0F and 0x1C
- NAU8502 space from 0x21 and on

The NAU8502 register map have a reserved space from register 0x00 to register 0x0F and 0x1C that mimic the 8737 registers.. Programming in this address space [0x00-0x0F:0x1C] will trigger the appropriate functions in the NAU8502 via mapping.

# nuvoTon



# nuvoTon



# nuvoTon



#### **12.1 REGISTERS 0X00 0X01 2 ND STAGE PGA GAIN**

The registers set the gain of the PGA stage 2. The settings are mapped to the register 0x4D and 0x4E for a complete range: -12dB to +35.25dB in 0.75dB gain steps.



**Note:** The register settings in LINVOL and RINVOL will take effect only when the MCLK is present

The table below describes the mapping between registers 0x00/0x01 and 0x4D/0x4E. It shows that the NAU8502 can adjust the gain on the second stage PGA from -12dB to +35.25dB if the register 0x4D and 0x4E are programmed.

However for dedicated gain setting like MUTE, +4dB and +29.5dB the user can program the register 0x00 and 0x01 the same it is done on the 8737 and the gain will mapped within 0.5dB.



## **12.2 REGISTERS 0X02 0X03 AUDIO PATH**

The registers set the gain, enable the first stage PGA and enable/disable the zero crossing functions.



## **12.3 REGISTER 0X04**

Not supported.

#### **12.4 REGISTER 0X05 ADC**



## **12.5 REGISTER 0X06 POWER MANAGEMENT**





#### **Note: The register setting in ADL and ADR will take effect only when the MCLK is present**

#### **ADL/ADR mapping**

When the ADCs are enabled by setting ADL or ADR high, a corresponding set of registers in the NAU8502 space are simultaneously and automatically configured. These registers may be overwritten at their locations in the NAU8502 space, and the most recent configuration will take effect. The mapped register values from ADL/ADR to NAU8502 space may be read from the NAU8502 space, but the mapping is uni-directional; writes in the NAU8502 space will not be reflected or mapped back to any overwrites of the 8737 space.

When either ADL or ADR are set high, the following register changes are made in NAU8502 space:

- BIASEN (0x21[3]) is enabled high
- BUFIOEN (0x21[2]) is enabled high
- L/RMICP2INPPGA (0x4B[0], 0x4C[0] are enabled high (corresponding to left and/or right channel ADL/ADR)
- L/RMICN2BVREF (0x22[1:0]) are enabled high (corresponding to left and/or right channel ADL/ADR)
- L/RMIC2 2INPPGA2 (0x4B[6], 0x4C[6]) are enabled high (corresponding to left and/or right channel ADL/ADR)
- L/RMICN2INPPGA1 (0x4B[1], 0x4C[1]) are disabled low
- L/RMIC2\_2INPPGA1 (0x4B[2], 0x4C[2]) are disabled low
- L/RMICN2INPPGA2 (0x4B[5], 0x4C[5]) are disabled low

When ADL or ADR are subsequently cleared, L/RMICN2BVREF and L/RMIC2\_2INPPGA2 are cleared along with other path selection bits, and BIASEN/BUFIOEN are set to the value at address 0x21.



#### **12.6 REGISTER 0X07 AUDIO FORMAT AND CLOCKING**





#### **Sample Rate register mapping**

The SR (0x08[5:1]) and CLKDIV2 (0x08[6]) register bits map to the MCLKSEL (0x26[7:5]), BCLKSEL (0x26[4:2]), and SMPLR (0x27[3:1]) registers in NAU8502 space as in the following table:



## **12.8 REGISTER 0X09 ANALOG POWER CONTROL**



## **12.9 REGISTER 0X0A VMID IMPEDANCE AND INPUT IMPEDANCE SELECTION**



## **12.10 REGISTER 0X0B NOISE GATE AND ALC**



# **12.11 REGISTER 0X0C ALC**





## **12.12 REGISTER 0X0D ALC**



# **12.13 REGISTER 0X0E ALC**



## **12.14 REGISTER 0X0F RESET**



# **12.15 REGISTER 0X1C**

Natively supported, the maximum ADC code is 0x7FFFFF



#### **12.16 REGISTER 0X21 ADDITIONAL POWER MANAGEMENT REGISTERS (NOTE: WRITE-ONLY)**





## **12.18 REGISTER 0X23 ADDITIONAL AUDIO PATH REGISTERS**



## **12.19 REGISTER 0X24 LEFT AND RIGHT CHANNEL SELECT FOR ADCOUT**









# **12.21 REGISTER 0X26 CLOCK SOURCE AND DIVISION SELECT AND PLL ENABLE**



## **12.22 REGISTER 0X27 AUDIO FORMAT AND CLOCKING**





## **12.23 REGISTER 0X28 RAM**



## **12.24 REGISTER 0X29 GPIO**



If GPIO\_OE[2]=0 GPIO3 is not configure as input or output pin. See register 0x5A[0] to configure as input pin.

# **12.25 REGISTER 0X2A GPIO**



## Register 0x2B GPIO



## **12.26 REGISTER 0X2C GPIO**



## **12.27 REGISTER 0X2D GPIO**



## **12.28 REGISTER 0X2E ADC CONTROLS**





# **12.29 REGISTER 0X2F ADC CONTROLS**

# **12.30 REGISTER 0X30 ADC CONTROLS**



# **12.31 REGISTER 0X32 EQUALIZER CONTROLS**



## **12.32 REGISTER 0X33 EQUALIZER CONTROLS**





**12.34 REGISTER 0X35 EQUALIZER CONTROLS**



# **12.35 REGISTER 0X36 EQUALIZER CONTROLS**









The Notch Filter is enabled by setting NFCEN[7] address (0x3B) bit to HIGH. The coefficients,  $A_0$  and  $A_1$ , should be converted to 2's complement numbers to determine the register values. A<sub>0</sub> and  $A_1$  are represented by the register bits NFCA0[13:0] and NFCA1[13:0]. Since there are four register of coefficients, a Notch Filter Update bit is provided so that the coefficients can be updated simultaneously. NFCU[8] is provided in all registers of the Notch Filter coefficients but only one bit needs to be toggled for LOW - HIGH - LOW for an update. If any of the NFCU[8] bits are left HIGH then the Notch Filter coefficients will continuously update. An example of how to calculate is provided in the Notch Filter section.

## **12.38 REGISTER 0X44 PLL REGISTER A**



#### **12.39 REGISTER 0X45 PLL REGISTER A**



## **12.40 REGISTER 0X46 PLL REGISTER A**



## **12.41 REGISTER 0X47 PLL REGISTER A**



## **12.42 REGISTER 0X4B ADDITIONAL AUDIO PATH REGISTERS**




**12.44 REGISTER 0X4D ADDITIONAL AUDIO PATH REGISTERS**



#### **12.45 REGISTER 0X4E ADDITIONAL AUDIO PATH REGISTERS**



# **12.46 REGISTER 0X4F PLL REGISTER B**



#### **12.47 REGISTER 0X50 PLL REGISTER B**





#### **12.49 REGISTER 0X52 PLL REGISTER B**



#### **12.50 REGISTER 0X59 ADC MIXER**



#### **12.51 REGISTER 0X5A POWER MANAGEMENT EXTRA**





# **12.53 REGISTER 0X5C PCM AND TIME SLOT CONTROL**







# **12.55 REGISTER 0X5E ID REGISTERS**







**12.59 REGISTER 0X67 ALC INTERRUPTS FEATURES REGISTERS**



**12.60 REGISTER 0X68 ADC AND EQUALIZER ADDITIONAL REGISTERS**





#### **12.61 REGISTER 0X69 ADC AND EQUALIZER ADDITIONAL REGISTERS**







#### **12.63 REGISTER 0X6B TIE-OFF REGISTERS**



```
12.64 REGISTER 0X6C AGC READOUT REGISTERS
```






**12.67 REGISTER 0X6F AGC READOUT REGISTERS**



#### **12.68 REGISTER 0X70 NOISE GATE READOUT REGISTERS**







# **13 CONTROL INTERFACE TIMING DIAGRAM**

13.1 SPI WRITE TIMING DIAGRAM



### Figure 30: SPI Write Timing Diagram



Table 32: SPI Timing Parameters

13.2 2-WIRE TIMING DIAGRAM



#### Figure 31: 2-Wire Timing Diagram



Table 33: 2-WireTiming Parameters

#### **14 AUDIO INTERFACE TIMING DIAGRAM**

**14.1** AUDIO INTERFACE IN SLAVE MODE



Figure 32: Audio Interface Slave Mode Timing Diagram

**14.2** AUDIO INTERFACE IN MASTER MODE



Figure 33: Audio Interface in Master Mode Timing Diagram



**14.3** PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audo Data)

Figure 34: PCM Audio Interface Slave Mode Timing Diagram

#### **14.4** PCM AUDIO INTERFACE IN MASTER MODE (PCM Audo Data)



Figure 35: PCM Audio Interface Slave Mode Timing Diagram



**14.5** PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode )

Figure 36: PCM Audio Interface Slave Mode (PCM Time Slot Mode )Timing Diagram

**14.6** PCM AUDIO INTERFACE IN MASTER MODE (PCM Time Slot Mode )



Figure 37: PCM Audio Interface Master Mode (PCM Time Slot Mode )Timing Diagram



#### Table 34: Audio Interface Timing Parameters

**14.7** System Clock (MCLK) Timing Diagram



#### Figure 38: MCLK Timing Diagram



Table 35: MCLK Timing Parameter

#### **14.8 µ-LAW ENCODE DECODE CHARACTERISTICS**



Notes:

Sign bit = 0 for negative values, sign bit = 1 for positive values



### **14.9 A-LAW ENCODE DECODE CHARACTERISTICS**

Notes:

1. Sign bit  $= 0$  for negative values, sign bit  $= 1$  for positive values

2. Digital code includes inversion of all even number bits

### **14.10 µ-LAW / A-LAW CODES FOR ZERO AND FULL SCALE**



# **14.11 µ-LAW / A-LAW OUTPUT CODES (DIGITAL MW)**



#### **15 DIGITAL FILTER CHARACTERISTICS**





Table 57 Digital Filter Characteristics

#### **TERMINOLOGY**

1. Stop Band Attenuation (dB) – the degree to which the frequency spectrum is attenuated (outside audio band)

2. Pass-band Ripple – any variation of the frequency response in the pass-band region

3. Note that this delay applies only to the filters and does not include

# nuvoTon

#### **16 TYPICAL APPLICATION**



- Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar. If capacitors are not low ESR, additional 0.1uF and/or 0.01uF capacitors may be necessary in parallel with the bulk 4.7uF capacitors on the supply rails.
- Note 2: Load resistors to ground on outputs may be helpful in some applications to insure a DC path for the output capacitors to charge/discharge to the desired levels. If the output load is always present and the output load provides a suitable DC path to ground, then the additional load resistors may not be necessary. If needed, such load resistors are typically a high value, but a value dependent upon the application requirements.
- Note 3: To minimize pops and clicks, large polarized output capacitors should be a low leakage type.
- Note 4: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by choosing the resistors on each node of the microphone such that the impedance presented to any noise on either microphone wire is equal.
- Note 5; SCLK and SDIO can use low pass filters to filter out glitch. The low pass filter corner frequency range is from 8MHz to 33MHz depending on PCB parasitic.

#### **PACKAGE SPECIFICATION**



32-lead plastic QFN 32L; 5X5mm<sup>2</sup>, 0.8mm thickness, 0.5mm lead pitch

#### **17 ORDERING INFORMATION**





#### **18 REVISION HISTORY**



# **Important Notice**

**Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".**

**Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.** 

**All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.**

> Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners