

Variable Resolution, 10-Bit to 16-Bit R/D Converter with Reference Oscillator

Data Sheet

AD2S1210-EP

FEATURES

Complete monolithic resolver-to-digital converter 3125 rps maximum tracking rate (10-bit resolution) ±2.5 arc minutes of accuracy 10-/12-/14-/16-bit resolution, set by user Parallel and serial 10-bit to 16-bit data ports Absolute position and velocity outputs System fault detection Programmable fault detection thresholds Differential inputs Incremental encoder emulation Programmable sinusoidal oscillator on board Compatible with DSP and SPI interface standards 5 V supply with 2.3 V to 5 V logic interface

ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC standard) Military temperature range: -55°C to +125°C Controlled manufacturing baseline 1 assembly/test site 1 fabrication site Product change notification Qualification data available on request

APPLICATIONS

DC and ac servo motor control Encoder emulation Electric power steering Electric vehicles Integrated starter generators/alternators Automotive motion sensing and control

GENERAL DESCRIPTION

The AD2S1210-EP is a complete 10-bit to 16-bit resolution tracking resolver-to-digital converter, integrating an on-board programmable sinusoidal oscillator that provides sine wave excitation for resolvers.

The converter accepts 3.15 V p-p $\pm 27\%$ input signals, in the range of 2 kHz to 20 kHz on the sine and cosine inputs. A Type II servo loop is employed to track the inputs and convert the input sine and cosine information into a digital representation of the input angle and velocity. The maximum tracking rate is 3125 rps.


Full details about this enhanced product, including theory of operation, registers details, and applications information, are available in the AD2S1210 data sheet, which should be concluded in conjunction with this data sheet.

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. Ratiometric tracking conversion. The Type II tracking loop provides continuous output position data without conversion delay. It also provides noise immunity and tolerance of harmonic distortion on the reference and input signals.
- 2. System fault detection. A fault detection circuit can sense loss of resolver signals, out-of-range input signals, input signal mismatch, or loss of position tracking. The fault detection threshold levels can be individually programmed by the user for optimization within a particular application.
- 3. signal range. The sine and cosine inputs can accept differential input voltages of 3.15 V p-p ± 27%.
- 4. Programmable excitation frequency. Excitation frequency is easily programmable to a number of standard frequencies between 2 kHz and 20 kHz.
- Triple format position data. Absolute 10-bit to 16-bit angular position data is accessed via either a 16-bit parallel port or a 4-wire serial interface. Incremental encoder emulation is in standard A-quad-B format with direction output available.
- 6. Digital velocity output. 10-bit to 16-bit signed digital velocity accessed via either a 16-bit parallel port or a 4-wire serial interface.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2010–2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features	1
Enhanced Product Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Product Highlights	1
Revision History	2
Specifications	3

Timing Specifications	5
Absolute Maximum Ratings	
ESD Caution	7
Pin Configuration and Function Descriptions	8
Typical Performance Characteristics	10
Outline Dimensions	14
Ordering Guide	14

REVISION HISTORY

Changes to Features Section	1
Added Enhanced Product Features Section	
Updated Outline Dimensions	14
Changes to Ordering Guide	14

6/2010—Revision 0: Initial Version

SPECIFICATIONS

 $AV_{DD} = DV_{DD} = 5.0 V \pm 5\%$, CLKIN = 8.192 MHz ± 25%, EXC, EXC frequency = 10 kHz to 20 kHz (10-bit); 6 kHz to 20 kHz (12-bit); 3 kHz to 12 kHz (14-bit); 2 kHz to 10 kHz (16-bit); T_A = T_{MIN} to T_{MAX}; unless otherwise noted.¹

Parameter	Min	Тур	Max	Unit	Conditions/Comments
SINE, COSINE INPUTS ²					
Voltage Amplitude	2.3	3.15	4.0	V р-р	Sinusoidal waveforms, differential SIN to SINLO, COS to COSLO
Input Bias Current			8.25	μA	V _{IN} = 4.0 V p-p, CLKIN = 8.192 MHz
Input Impedance	485			kΩ	V _{IN} = 4.0 V p-p, CLKIN = 8.192 MHz
Phase Lock Range	-44		+44	Degrees	Sine/cosine vs. EXC output, Control Register D3 = 0
Common-Mode Rejection		±20		arc sec/V	10 Hz to 1 MHz, Control Register D4 = 0
ANGULAR ACCURACY ³					
Angular Accuracy		±2.5 + 1 LSB	±7 + 1 LSB	arc min	
Resolution		10, 12, 14, 16		Bits	No missing codes
Linearity INL					
10-Bit			±1	LSB	
12-Bit			±2	LSB	
14-Bit			±4	LSB	
16-Bit			±16	LSB	
Linearity DNL			±0.9	LSB	
Repeatability		±1		LSB	
VELOCITY OUTPUT					
Velocity Accuracy ⁴					
10-Bit			±2	LSB	Zero acceleration
12-Bit			±2	LSB	Zero acceleration
14-Bit			±4	LSB	Zero acceleration
16-Bit			±16	LSB	Zero acceleration
Resolution ⁵		9, 11, 13, 15		Bits	
DYNAMNIC PERFORMANCE					
Bandwidth					
10-Bit	2000		6600	Hz	
	2900		5400	Hz	CLKIN = 8.192 MHz
12-Bit	900		2800	Hz	
	1200		2200	Hz	CLKIN = 8.192 MHz
14-Bit	400		1500	Hz	
	600		1200	Hz	CLKIN = 8.192 MHz
16-Bit	100		350	Hz	
	125		275	Hz	CLKIN = 8.192 MHz
Tracking Rate					
10-Bit			3125	rps	CLKIN = 10.24 MHz
			2500		CLKIN = 8.192 MHz
12-Bit			1250	rps	CLKIN = 10.24 MHz
			1000		CLKIN = 8.192 MHz
14-Bit			625	rps	CLKIN = 10.24 MHz
			500		CLKIN = 8.192 MHz
16-Bit			156.25	rps	CLKIN = 10.24 MHz
			125		CLKIN = 8.192 MHz
Acceleration Error					
10-Bit		30		arc min	At 50,000 rps ² , CLKIN = 8.192 MHz
12-Bit		30		arc min	At 10,000 rps ² , CLKIN = 8.192 MHz
14-Bit		30		arc min	At 2500 rps ² , CLKIN = 8.192 MHz
16-Bit		30		arc min	At 125 rps ² , CLKIN = 8.192 MHz

Parameter	Min	Тур	Max	Unit	Conditions/Comments
Settling Time 10° Step Input					
10-Bit		0.6	0.9	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
12-Bit		2.2	3.3	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
14-Bit		6.5	9.8	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
16-Bit		27.5	48	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
Settling Time 179° Step Input					
10-Bit		1.5	2.4	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
12-Bit		4.75	6.1	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
14-Bit		10.5	15.2	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
16-Bit		45	68	ms	To settle to within ± 2 LSB, CLKIN = 8.192 MHz
EXC, EXC OUTPUTS					
Voltage	3.2	3.6	4.0	V р-р	Load $\pm 100 \mu$ A, typical differential output (EXC to EXC) = 7.2 V p-p
Center Voltage	2.40	2.47	2.53	V	
Frequency	2		20	kHz	
EXC/EXC DC Mismatch			30	mV	
EXC/EXC AC Mismatch			132	mV	
THD		-58		dB	First five harmonics
VOLTAGE REFERENCE					
REFOUT	2.40	2.47	2.53	v	±I _{OUT} = 100 μA
Drift	2.10	100	2.55	ppm/°C	
PSRR		-60		dB	
V _{IL} Voltage Input Low			0.8	V	
Vi⊩ Voltage Input Low	2.0		0.8	V	
LOGIC INPUTS	2.0			•	
V _{IL} Voltage Input Low			0.8	v	$V_{DRIVE} = 2.7 V \text{ to } 5.25 V$
Vil Voltage input Low			0.8	V	$V_{\text{DRIVE}} = 2.3 \text{ V to } 3.23 \text{ V}$ $V_{\text{DRIVE}} = 2.3 \text{ V to } 2.7 \text{ V}$
V _H Voltage Input High	2.0		0.7	v	$V_{DRIVE} = 2.7 V \text{ to } 5.25 V$
Vill Voltage input high	1.7			v	$V_{DRIVE} = 2.3 V \text{ to } 3.23 V$ $V_{DRIVE} = 2.3 V \text{ to } 2.7 V$
I _{IL} Low Level Input Current (Non-	1.7		10	μA	VDRIVE - 2.3 V (0 2.7 V
Pull-Up)					
I _{IL} Low Level Input Current (Pull-Up)			80	μA	RESO, RES1, RD, WR/FSYNC, A0, A1, and RESET pins
I _⊪ High Level Input Current	-10			μA	
LOGIC OUTPUTS					
Voltage Output Low			0.4	V	$V_{DRIVE} = 2.3 \text{ V to } 5.25 \text{ V}$
V _{он} Voltage Output High	2.4			V	$V_{DRIVE} = 2.7 V \text{ to } 5.25 V$
	2.0			V	$V_{DRIVE} = 2.3 V \text{ to } 2.7 V$
IozH High Level Three-State Leakage	-10			μA	
IozL Low Level Three-State Leakage			10	μΑ	
POWER REQUIREMENTS					
AV _{DD}	4.75		5.25	V	
DV _{DD}	4.75		5.25	V	
V _{DRIVE}	2.3		5.25	V	
POWER SUPPLY					
lavdd			12	mA	
IDVDD			35	mA	
lovdd			2	mA	

¹ Temperature range is as follows: -55°C to +125°C.

 2 The voltages SIN, SINLO, COS, and COSLO, relative to AGND, must always be between 0.15 V and AV_{DD} – 0.2 V.

³ All specifications within the angular accuracy parameter are tested at constant velocity, that is, zero acceleration.

⁴ The velocity accuracy specification includes velocity offset and dynamic ripple.

⁵ For example, when RES0 = 0 and RES1 = 1, the position output has a resolution of 12 bits. The velocity output has a resolution of 11 bits with the MSB indicating the

⁶ The clock frequency of the AD2S1210-EP can be supplied with a crystal, an oscillator, or directly from a DSP/microprocessor, the XTALOUT pin should remain open circuit and the logic levels outlined under the logic inputs parameter in Table 1 apply.

TIMING SPECIFICATIONS

 $AV_{\rm DD}$ = $DV_{\rm DD}$ = 5.0 V \pm 5%, $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX}$ unless otherwise noted.1

Table 2.

Parameter	Description	Limit at T _{MIN} , T _{MAX}	Unit
CLKIN	Frequency of clock input	6.144	MHz min
		10.24	MHz max
СК	Clock period ($t_{CK} = 1/f_{CLKIN}$)	98	ns min
		163	ns max
t1	A0 and A1 setup time before $\overline{RD/CS}$ low	2	ns min
t ₂	Delay CS falling edge to WR/FSYNC rising edge	22	ns min
t₃	Address/data setup time during a write cycle	3	ns min
t4	Address/data hold time during a write cycle	2	ns min
t₅	Delay WR/FSYNC rising edge to CS rising edge	2	ns min
t ₆	Delay \overline{CS} rising edge to \overline{CS} falling edge	10	ns min
t7	Delay between writing address and writing data	$2 \times t_{CK} + 20$	ns min
t ₈	A0 and A1 hold time after WR/FSYNC rising edge	2	ns min
t9	Delay between successive write cycles	6 × t _{ск} + 20	ns min
t10	Delay between rising edge of $\overline{WR}/FSYNC$ and falling edge of \overline{RD}	2	ns min
t11	Delay \overline{CS} falling edge to \overline{RD} falling edge	2	ns min
t ₁₂	Enable delay RD low to data valid in configuration mode		
	V _{DRIVE} = 4.5 V to 5.25 V	37	ns min
	$V_{DRIVE} = 2.7 V \text{ to } 3.6 V$	25	ns min
	$V_{DRIVE} = 2.3 V \text{ to } 2.7 V$	30	ns min
t ₁₃	\overline{RD} rising edge to \overline{CS} rising edge	2	ns min
t _{14A}	Disable delay RD high to data high-Z	16	ns min
t _{14B}	Disable delay CS high to data high-Z	16	ns min
t ₁₅	Delay between rising edge of RD and falling edge of WR/FSYNC	2	ns min
t ₁₆	SAMPLE pulse width	2 × t _{CK} + 20	ns min
t ₁₇	Delay from SAMPLE before $\overline{RD}/\overline{CS}$ low	$6 \times t_{CK} + 20$	ns min
t ₁₈	Hold time RD before RD low	2	ns min
t ₁₉	Enable delay $\overline{RD}/\overline{CS}$ low to data valid	2	115 11111
L 19	$V_{\text{DRIVE}} = 4.5 \text{ V to } 5.25 \text{ V}$	17	nc min
	$V_{DRIVE} = 4.5 V to 3.25 V$ $V_{DRIVE} = 2.7 V to 3.6 V$	21	ns min ns min
	$V_{\text{DRIVE}} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{\text{DRIVE}} = 2.3 \text{ V to } 2.7 \text{ V}$	33	ns min
t ₂₀	$\frac{V_{\text{DRIVE}}}{\text{RD}}$ pulse width	6	ns min
	A0 and A1 set time to data valid when $\overline{RD}/\overline{CS}$ low	0	113 11111
t ₂₁		26	
	$V_{DRIVE} = 4.5 V \text{ to } 5.25 V$	36 37	ns min
	$V_{DRIVE} = 2.7 V \text{ to } 3.6 V$	29	ns min
+	$V_{DRIVE} = 2.3 V \text{ to } 2.7 V$ Delay WR/FSYNC falling edge to SCLK rising edge	3	ns min ns min
t ₂₂	Delay WR/FSYNC falling edge to SDO release from high-Z	5	
t ₂₃		10	
	$V_{\text{DRIVE}} = 4.5 \text{ V to } 5.25 \text{ V}$ $V_{\text{DRIVE}} = 2.7 \text{ V to } 3.6 \text{ V}$	16	ns min
		26	ns min
F	V _{DRIVE} = 2.3 V to 2.7 V Delay SCLK rising edge to DBx valid	29	ns min
t ₂₄	$V_{\text{DRIVE}} = 4.5 \text{ V to } 5.25 \text{ V}$	24	nc min
	$V_{DRIVE} = 4.5 V to 3.25 V$ $V_{DRIVE} = 2.7 V to 3.6 V$	18	ns min ns min
	$V_{\text{DRIVE}} = 2.7 \text{ V to 3.6 V}$ $V_{\text{DRIVE}} = 2.3 \text{ V to 2.7 V}$	32	
tar	$V_{DRIVE} = 2.3 V \text{ to } 2.7 V$ SCLK high time	32 0.4 × t _{SCLK}	ns min
t ₂₅	SCLK low time	$0.4 \times t_{SCLK}$ $0.4 \times t_{SCLK}$	ns min
t ₂₆	SCLK low time SDI setup time prior to SCLK falling edge	0.4 × L _{SCLK}	ns min ns min
t ₂₇	I set setup time prior to setix failing edge	J	113 111111

Data Sheet

Parameter	Description	Limit at T _{MIN} , T _{MAX}	Unit
t ₂₉	Delay WR/FSYNC rising edge to SDO high-Z	15	ns min
t ₃₀	Delay from SAMPLE before WR/FSYNC falling edge	$6 \times t_{CK} + 20 \text{ ns}$	ns min
t ₃₁	Delay \overline{CS} falling edge to $\overline{WR}/\overline{FSYNC}$ falling edge in normal mode	2	ns min
t ₃₂	A0 and A1 setup time before WR/FSYNC falling edge	2	ns min
t ₃₃	A0 and A1 hold time after WR/FSYNC falling edge ²		
	In normal mode, $A0 = 0$, $A1 = 0/1$	$24 \times t_{CK} + 5$ ns	ns min
	In configuration mode, $A0 = 1$, $A1 = 1$	8 × t _{CK} + 5 ns	ns min
t ₃₄	Delay WR/FSYNC rising edge to WR/FSYNC falling edge	10	ns min
f _{SCLK}	Frequency of SCLK input		
	$V_{DRIVE} = 4.5 V \text{ to } 5.25 V$	20	MHz
	$V_{DRIVE} = 2.7 V \text{ to } 3.6 V$	25	MHz
	V _{DRIVE} = 2.3 V to 2.7 V	15	MHz

¹ Temperature range is as follows: -55°C to +125°C. ² A0 and A1 should remain constant for the duration of the serial readback. This may require 24 clock periods to read back the 8-bit fault information in addition to the 16 bits of position/velocity data. If the fault information is not required, A0/A1 may be released after 16 clock cycles.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
AV _{DD} to AGND, DGND	–0.3 V to +7.0 V
DV _{DD} to AGND, DGND	–0.3 V to +7.0 V
V _{DRIVE} to AGND, DGND	-0.3 V to AV _{DD}
AV_{DD} to DV_{DD}	–0.3 V to +0.3 V
AGND to DGND	–0.3 V to +0.3 V
Analog Input Voltage to AGND	-0.3 V to AV _{DD} + 0.3 V
Digital Input Voltage to DGND	-0.3 V to V _{DRIVE} + 0.3 V
Digital Output Voltage to DGND	-0.3 V to V _{DRIVE} + 0.3 V
Analog Output Voltage Swing	-0.3 V to AV _{DD} + 0.3 V
Input Current to Any Pin Except Supplies ¹	±10 mA
Operating Temperature Range (Ambient)	
EP Grade	–55°C to +125°C
Storage Temperature Range	–65°C to +150°C
θ _{JA} Thermal Impedance ²	54°C/W
θ _{JC} Thermal Impedance ²	15°C/W
RoHS-Compliant Temperature, Soldering Reflow	260(-5/+0)°C
ESD	2 kV HBM

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ Transient currents of up to 100 mA do not cause latch-up.

² JEDEC 2S2P standard board.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 4. Pin Function Descriptions


Pin		
No.	Mnemonic	Description
1	RES1	Resolution Select 1. Logic input. RES1 in conjunction with RES0 allows the resolution of the AD2S1210-EP to be
	_	programmed.
2	CS	Chip Select. Active low logic input. The device is enabled when \overline{CS} is held low.
3	RD	Edge-Triggered Logic Input. When the SOE pin is high, this pin acts as a frame synchronization signal and output
		enable for the parallel data outputs, DB15 to DB0. The output buffer is enabled when CS and RD are held low. When
		the SOE pin is low, the RD pin should be held high.
4	WR/FSYNC	Edge-Triggered Logic Input. When the SOE pin is high, this pin acts as a frame synchronization signal and input
		enable for the parallel data inputs, DB7 to DB0. The input buffer is enabled when CS and WR/FSYNC are held low.
		When the SOE pin is low, the WR/FSYNC pin acts as a frame synchronization signal and enable for the serial data bus.
5, 19	DGND	Digital Ground. These pins are ground reference points for digital circuitry on the AD2S1210-EP. Refer all digital input signals to this DGND voltage. Both of these pins can be connected to the AGND plane of a system. The DGND and
		AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
6		Digital Supply Voltage, 4.75 V to 5.25 V. This is the supply voltage for all digital circuitry on the AD2S1210-EP. The AV _{DD} and
		DV _{DD} voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient
		basis.
7	CLKIN	Clock Input. A crystal or oscillator can be used at the CLKIN and XTALOUT pins to supply the required clock frequency of
		the AD2S1210-EP. Alternatively, a single-ended clock can be applied to the CLKIN pin. The input frequency of the AD2S1210-EP is specified from 6.144 MHz to 10.24 MHz.
8	XTALOUT	Crystal Output. When using a crystal or oscillator to supply the clock frequency to the AD2S1210-EP, apply the crystal
		across the CLKIN and XTALOUT pins. When using a single-ended clock source, the XTALOUT pin should be
		considered a no connect pin.
9	SOE	Serial Output Enable. Logic input. This pin enables either the parallel or serial interface. The serial interface is selected
		by holding the SOE pin low, and the parallel interface is selected by holding the SOE pin high.
10	SAMPLE	Sample Result. Logic input. Data is transferred from the position and velocity integrators to the position and velocity registers after a high-to-low transition on the SAMPLE signal. The fault register is also updated after a high-to-low
		transition on the SAMPLE signal.
11	DB15/SDO	Data Bit 15/Serial Data Output Bus. When the SOE pin is high, this pin acts as DB15, a three-state data output pin
	0013/300	controlled by CS and RD. When the SOE pin is low, this pin acts as SDO, the serial data output bus controlled by CS and
		WR/FSYNC. The bits are clocked out on the rising edge of SCLK.
12	DB14/SDI	Data Bit 14/Serial Data Input Bus. When the SOE pin is high, this pin acts as DB14, a three-state data output pin controlled
		by CS and RD. When the SOE pin is low, this pin acts as SDI, the serial data input bus controlled by CS and WR/FSYNC. The
		bits are clocked in on the falling edge of SCLK.


Data Sheet

Pin No.	Mnemonic	Description
13	DB13/SCLK	Data Bit 13/Serial Clock. In parallel mode, this pin acts as DB13, a three-state data output pin controlled by CS and RD. In
		serial mode, this pin acts as the serial clock input.
14 to 17	DB12 to DB9	Data Bit 12 to Data Bit 9. Three-state data output pins controlled by \overline{CS} and \overline{RD} .
18	Vdrive	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. Decouple this pin to DGND. The voltage range on this pin is 2.3 V to 5.25 V and may be different from the voltage range at AV _{DD} and DV _{DD} but should never exceed either by more than 0.3 V.
20	DB8	Data Bit 8. Three-state data output pin controlled by \overline{CS} and \overline{RD} .
21 to 28	DB7 to DB0	Data Bit 7 to Data Bit 0. Three-state data input/output pins controlled by \overline{CS} , \overline{RD} , and $\overline{WR}/\overline{FSYNC}$.
29	A	Incremental Encoder Emulation Output A. Logic output. This output is free running and is valid if the resolver format input signals applied to the converter are valid.
30	В	Incremental Encoder Emulation Output B. Logic output. This output is free running and is valid if the resolver format input signals applied to the converter are valid.
31	NM	North Marker Incremental Encoder Emulation Output. Logic output. This output is free running and is valid if the resolver format input signals applied to the converter are valid.
32	DIR	Direction. Logic output. This output is used in conjunction with the incremental encoder emulation outputs. The DIR output indicates the direction of the input rotation and is high for increasing angular rotation.
33	RESET	Reset. Logic input. The AD2S1210-EP requires an external reset signal to hold the RESET input low until VDD is within the specified operating range of 4.75 V to 5.25 V.
34	LOT	Loss of Tracking. Logic output. Loss of tracking (LOT) is indicated by a logic low on the LOT pin and is not latched.
35	DOS	Degradation of Signal. Logic output. Degradation of signal (DOS) is detected when either resolver input (sine or cosine) exceeds the specified DOS sine/cosine threshold or when an amplitude mismatch occurs between the sine and cosine input voltages. DOS is indicated by a logic low on the DOS pin.
36	A1	Mode Select 1. Logic input. A1 in conjunction with A0 allows the mode of the AD2S1210-EP to be selected.
37	A0	Mode Select 0. Logic input. A0 in conjunction with A1 allows the mode of the AD2S1210-EP to be selected.
38	EXC	Excitation Frequenc <u>y. A</u> nalog output. An on-board oscillator provides the sinusoidal excitation signal (EXC) and its complement signal (EXC) to the resolver. The frequency of this reference signal is programmable via the excitation
		frequency register.
39	EXC	Excitation Frequency Complement. Analog output. An on-board oscillator provides the sinusoidal excitation signal (EXC) and its complement signal (EXC) to the resolver. The frequency of this reference signal is programmable via the excitation for more presented.
40	AGND	excitation frequency register.
40	AGND	Analog Ground. This pin is the ground reference points for analog circuitry on the AD2S1210-EP. Refer all analog input signals and any external reference signal to this AGND voltage. Connect the AGND pin to the AGND plane of a system. The AGND and DGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
41	SIN	Positive Analog Input of Differential SIN/SINLO Pair. The input range is 2.3 V p-p to 4.0 V p-p.
42	SINLO	Negative Analog Input of Differential SIN/SINLO Pair. The input range is 2.3 V p-p to 4.0 V p-p.
43	AV _{DD}	Analog Supply Voltage, 4.75 V to 5.25 V. This pin is the supply voltage for all analog circuitry on the AD2S1210-EP. The AV _{DD} and DV _{DD} voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
44	COSLO	Negative Analog Input of Differential COS/COSLO Pair. The input range is 2.3 V p-p to 4.0 V p-p.
45	COS	Positive Analog Input of Differential COS/COSLO Pair. The input range is 2.3 V p-p to 4.0 V p-p.
46	REFBYP	Reference Bypass. Connect reference decoupling capacitors at this pin. Typical recommended values are 10 µF and 0.01 µF.
47	REFOUT	Voltage Reference Output.
48	RESO	Resolution Select 0. Logic input. RES0 in conjunction with RES1 allows the resolution of the AD2S1210-EP to be programmed.

TYPICAL PERFORMANCE CHARACTERISTICS

T_A = 25°C, AV_{DD} = DV_{DD} = V_{DRIVE} = 5 V, SIN/SINLO = 3.15 V p-p, COS/COSLO = 3.15 V p-p, CLKIN = 8.192 MHz, unless otherwise noted.








Figure 4. Typical 14-Bit Angular Accuracy Histogram of Codes, 10,000 Samples, Hysteresis Disabled




Figure 5. Typical 14-Bit Angular Accuracy Histogram of Codes, 10,000 Samples, Hysteresis Enabled




Figure 6. Typical 12-Bit Angular Accuracy Histogram of Codes, 10,000 Samples, Hysteresis Disabled




Figure 7. Typical 12-Bit Angular Accuracy Histogram of Codes, 10,000 Samples, Hysteresis Enabled






Figure 8. Typical 10-Bit Angular Accuracy Histogram of Codes, 10,000 Samples, Hysteresis Disabled

Data Sheet

AD2S1210-EP





Data Sheet

AD2S1210-EP

09154-019

1000000

800000





Figure 22. Typical 12-Bit Tracking Error vs. Acceleration

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-BBC

Figure 24. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD2S1210SST-EP-RL7	–55°C to +125°C	48-Lead LQFP	ST-48
AD2S1210SSTZ-EPRL7	–55°C to +125°C	48-Lead LQFP	ST-48

¹ Z = RoHS Compliant Part

NOTES

NOTES



www.analog.com

©2010–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09154-0-5/18(A)

Rev. A | Page 16 of 16