

## DP83849IFVS-EVK Purpose and Contents

The purpose of the DP83849IFVS-EVK (EVK) is to provide National Semiconductor Corp.'s customers with a vehicle to quickly design and market systems containing the DP83849IFVS. Customers are encouraged to copy EVK components to expedite their design process.

The EVK contains:

- DP83849 Demo II board
- Printed copy of this User's Guide
- DP83849 Demo II schematic
- DP83849 Demo II licensing agreement

### Information and Specifications

This section contains specifications of the DP83849 Demo II board, as well as a description of the board's interfaces, connectors, jumpers and LEDs.

### Usage setup and configuration

Power for the DP83849 is supplied through the MII connector or via a POE Power Supply Equipment (PSE) device through the RJ-45 connector for **PORT A**, pins: (+) for 1, 2, 4, 5 and (-) for 3, 6, 7, 8.

1. **MII connection:**

Need to install J8, J10, and J92.

For MII with 5V supply: Need to install J23. A voltage regulator, U3, will convert the MII 5V connection to 3.3V for the device.

For MII with 3.3V supply: Remove J23. No voltage regulator is used; supply is connected to 3.3V plane via J92 for the device.

2. **PSE device through pins:** (+) for 1, 2, 4, 5 and (-) for 3, 6, 7, 8 of J85 (RJ-45 connector for PORT A). A separate daughter board with POE circuit is required to connect to the POE connector, J91. The module will detect and convert the voltage to 3.3V for the device. Need to populate 0 ohm resistors (R226, R227, R228, and R229). Remove J8, J23, and J92.

**Require a separate baby board that connects to the POE connector, J91.**

Note: Only use **PORT A** for PSE connection. Operation has been proven with 48V @ 4A supply when R161, R162, R163, R164 are 75 ohm resistors while powering through pins: (+) 4,5 and (-) 7,8.

3. **External 3.3V power supply:** Remove jumper J92 and use pin 1, labeled as 3V3, for (+) plus and pick the nearest ground pin for (-) connections.

### To access the device registers

1. **Access MDIO through SmartBits with one of the ports:**


Add jumpers to J1 pins (1-2, 4-5, 7-8) for access through PORT A.

Add jumpers to J1 pins (2-3, 5-6, 8-9) for access through PORT B.

2. **Access MDIO with Parallel Cable (In Line Resistors):**

Require the installation of Integrity Utility Software v3.24 or higher and the use of a parallel cable. One side connects to the parallel port of a PC and the other end directly to the device signals: MDIO (J1B,2), MDC (J1B,5), and GND (J1B,8) as shown in Figure 1. Jumpers at J1 and J26 must be removed.

Figure 1. Direct Connect Cable with In Line Resistors




3. **Access MDIO through the Integrity Interface, J93, with Parallel Cable:**

Require the installation of Integrity Utility Software v3.24 or higher and the use of a parallel cable. One side connects to the parallel port of a PC and the other end directly to the device signals: MDIO (J93,5), MDC (J93,3), and GND (J93,7) as shown in Figure 2.

Remove U4, U5, U6, C111, C112, C113, R232, and replace R233 with 100 Ohms. Short the following pins: U4 (pins 2&4), U5 (pins 1&4), U6 (pins 3&4). Add jumpers to J26 (1-2, 3-4). Remove all jumpers at J1.

Figure 2. Direct Connect Cable without Resistors





**LED options:**





PORT A: Add jumpers to J45 pins 1-2 for **LINK**, J46 pins 1-2 for **SPEED**, J47 pins 1-2 for **ACT/COL**  
 PORT B: Add jumpers to J44 pins 1-2 for **LINK**, J43 pins 1-2 for **SPEED**, J42 pins 1-2 for **ACT/COL**  
 The datasheet should be referenced for specific LED settings.

**Address settings:**

The PMD address for the DP83849 Physical Layer device is set by jumpers J36 and J37.

- Default board setting for **PORT A** is PHY Address 0 and **PORT B** is PHY Address 1
- The board may be set to other PHY Addresses as noted in the diagrams below:

Setting jumpers to High = 1   
 1 2  
 Setting jumpers to Low = 0   
 1 2



**Alternative clock source:**

There are two options to choose: Oscillator and Crystal.

1. On this board, a 25 MHz crystal is used as clock input for the device in MII configuration.
2. To use with 25 MHz oscillator, populate R225 with 0 ohm resistor, remove the crystal and C35.
3. To use with 50 MHz oscillator in RMII configuration, populate R223 and R224 with 22 ohms resistor, populate R225 with 10 ohm resistor, and remove the crystal along with C35.

**Option for RMII configuration:**

Populate R110 and R112 with 0 ohm resistors to enable RMII mode for both ports: A and B.  
 Use 50 MHz clock source as stated above.

## Table of jumpers:

Jumper	Name	Function	Setting
<b>Power</b>			
J8	MII 5V/3V3	Select 5V or 3.3V from MII connector	Jumpered
J10	MII port selection	Select MII voltage from Port A/B	Jumpered
J23	3V3_LP3964	Use 3V3 from the voltage regulator	Jumpered
J91	POE Connector	Allow 48V from a PSE. Requires a separate baby board.	Open
J92	MII_3V3	Enable voltage from MII to the board	Jumpered
<b>Reset</b>			
J4	RESET_N	Allow external RESET	Open
<b>MDIO/MDC Access</b>			
J1	MDIO/MDC	Allow MDIO/MDC signals connect from MII (SmartBits) to Port A/B	Jumpered
J26	uMDIO	Allow the Integrity Interface connect to the device.	Open
<b>Address</b>			
J36	PHYAD1	Phy Addresses strap pin	Open
J37	PHYAD2	Phy Addresses strap pin	Open
<b>Auto-Negotiation</b>			
J42	ANEN_B	Port B – Enable/Disable Auto Negotiation	Jumpered
J43	AN1_B	Port B – Forced/Advertised Operation Mode in Auto Negotiation	Jumpered
J44	AN0_B	Port B – Forced/Advertised Operation Mode in Auto Negotiation	Jumpered
J45	AN0_A	Port A – Forced/Advertised Operation Mode in Auto Negotiation	Jumpered
J46	AN1_A	Port A – Forced/Advertised Operation Mode in Auto Negotiation	Jumpered
J47	ANEN_A	Port A – Enable/Disable Auto Negotiation	Jumpered
<b>Function</b>			
J40	EXTENDER_EN	Allow Extender Mode (For DP83849IVS/IFVS)	Open
J41	CLK2MAC_DIS	Disable Clock to MAC output	Jumpered
J48	PWRDOWN_INT_B	Port B – Allow Power Down and Interrupt Mode	Open
J49	ED_EN_B	Port B – Enable Energy Detect Mode	Open
J50	FX_EN_B	Port B – Enable Fiber Mode (For DP83849IDVS/IFVS)	Jumpered
J51	MDIX_EN_B	Port B – Enable/Disable MDIX Mode (Default is Enabling)	Open
J52	LED_CFG_B	Port B – Allow LEDs configuration. See datasheet	Open
J55	LED_CFG_A	Port A – Allow LEDs configuration. See datasheet	Open
J56	MDIX_EN_A	Port A – Enable/Disable MDIX Mode (Default is Enabling)	Open
J57	ED_EN_A	Port A – Enable Energy Detect Mode	Open
J58	PWRDOWN_INT_A	Port A – Allow Power Down and Interrupt Mode	Open
<b>Interface</b>			
J2	JTAG pins	JTAG interface (For DP83849IVS/IDVS/IFVS)	
J7	MII Header	Port B – Allow connection to MII pins	
J9	MII Male Connector	Port B – SmartBits interface	
J13	MII Header	Port A – Allow connection to MII pins	
J14	MII Male Connector	Port A – SmartBits interface	
J84	Connector	Port B – RJ-45 connector	
J85	Connector	Port A – RJ-45 connector	
J89	FX transceiver	Port B – HP FX transceiver (HFBR5803). Not stuffed in copper configuration	
J90	CLK2MAC	Clock output. Not stuffed	
J93	Integrity Interface	Allow access to the device with National Integrity Software	

Additional information for all options above may be found in the DP83849IFVS datasheet.

## **DP83849 Demo II Specification**

### **Overview**

The DP83849 Demo II is a National Semiconductor demo platform to allow customer evaluation of our device. While the DP83849 has many advanced and enticing features, this specific board is designed to demonstrate *only* a subset of those. The features chosen are the ones that the mainstream customers will use. Thus we have created an affordable, aesthetic platform to demonstrate the simplicity of designing in a National Semiconductor DP83849.

### **Target Environment**


Equipment that provides standard IEEE 802.3 MII, RMI or SNI interface; e.g. SmartBits/Netcom

### **Features/Goals**

The DP83849 Demo II features:

- Multiple PHY Addresses – Default are 00h (Port A), 01h (Port B) with increment even values through 30h (Port A) and odd values through 31h (Port B).
- 9 LEDs – 1 power, 2 INTERRUPT, 6 others (2 LINK, 2 SPEED, 2 ACT/COL) dependant on LED mode selected
- Strap Options for Ports (A and B) – ED\_EN, MDIX\_EN, LED\_CFG, Auto-Negotiation
- FX\_EN jumper - Port B only
- SNI\_MODE resistor – Work with MII\_MODE pin to set 10 Mb SNI mode. See Strap Options of datasheet for details.
- MII\_MODE resistor – To set RMI mode. See Strap Options section of datasheet for details.
- EXTENDER\_EN jumper – To set into Extender mode that DP83849IVS and DP83849IFVS support. See each datasheet respectively for details.
- CLK2MAC\_DIS jumper – To disable clock to MAC output.
- RESET\_N jumper – To allow external reset.
- PWR\_DWN/INT jumper – To set the device into Interrupt mode.
- Connections for the following interfaces:
  - MII Interface
  - 2 x RJ-45, 1 x FX (Port B)
  - Header for “ribbon cable” connection to MII/RMI/SNI
  - JTAG header
  - CLK2MAC header
  - Integrity Interface header
- Standard PCB layout considerations with regards to clock, MII, and TD/RD
- On-board clock – Crystal/Oscillator Dual Footprint – 25/50 MHz
  - Crystal (default) – Should be depopulated for RMI option.
  - Oscillator – Resistor stuff option for RMI to bring in external 50 MHz oscillator
- On-board power supplied by 5V/3V MII connector (A/B), or POE connector (J91)
- Dual sided component placement
- Low cost

**Demo II Block Diagram**



### PCB Physical Layout

- FR4 material
- Trace impedance Differential impedance 100 ohms, +/- 5%
- Uniform supply & ground plane
- 5.875" (height) 5.25" (length)
- 4 layers
- Combination of through-hole and surface mount technology

### Demo II Interface requirements

- System interface will be via the MII connector, or MII/MRII/SNI header
- RJ-45 for network connection
- JTAG access via 2x5 header
- On Board Serial Management Circuit

### Demo II Performance

The DP83849 Demo II supports line speed Ethernet network communications. Signal quality, which affects IEEE compliance, can vary depending on board layout, power supplies, and components used, esp. isolation magnetics. This reference design was NOT designed for operation over extreme temperature ranges.

### Software

- No device specific software is required for this board  
National does provide the integrity utility; a diagnostic and configuration package at  
[www.national.com/appinfo/networks/ethernet\\_utility.html](http://www.national.com/appinfo/networks/ethernet_utility.html)

### Additional information

Updated versions of the included material, related material can be found by going to  
[ethernet.national.com](http://ethernet.national.com)  
or directly to design resources at  
[www.national.com/appinfo/networks/webench/DP83849.html](http://www.national.com/appinfo/networks/webench/DP83849.html)

### National Semiconductor Corporation

2900 Semiconductor Drive  
Santa Clara, CA 95051, U.S.A.  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: [support@nsc.com](mailto:support@nsc.com)  
WWW: [www.national.com](http://www.national.com)

### National Semiconductor Europe

Fax: (+49) 0-180-530 85 86  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32

### National Semiconductor Asia Pacific Customer Response Group

Tel: 65-254-4466  
Fax: 65-250-4466  
Email: [sea.support@nsc.com](mailto:sea.support@nsc.com)

### National Semiconductor Japan Ltd.

Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179

Copyright © 2006 National Semiconductor Corporation.  
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation.  
All other brand or product names are trademarks of their respective holders.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2012, Texas Instruments Incorporated