

FEATURES 32K x 8 MRAM

- 3.3 Volt power supply
- Fast 35 ns read/write cycle
- SRAM compatible timing
- Native non-volatility
- Unlimited read & write endurance
- Data always non-volatile for >20 years at temperature
- Commercial and industrial temperatures
- All products meet MSL-3 moisture sensitivity level
- RoHS-Compliant TSOP2 and BGA packages



48-ball FBGA

44-pin TSOP2

BENEFITS

- One memory replaces FLASH, SRAM, EEPROM and MRAM in system for simpler, more efficient design
- Improves reliability by replacing battery-backed SRAM

INTRODUCTION

The MR256A08B is a 262,144-bit magnetoresistive random access memory (MRAM) device organized as 32,768 words of 8 bits. The MR256A08B offers SRAM compatible 35ns read/write timing with unlimited endurance.



Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR256A08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The MR256A08B is available in a small footprint 400-mil, 44-lead plastic small-outline TSOP type-2 package, or an 8 mm x 8 mm, 48-pin ball grid array (BGA) package. (The 32-SOIC package options is obsolete and no longer available for new orders.) All package footprints are compatible with similar low-power SRAM products and other non-volatile RAM products.

The MR256A08B provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C) and industrial temperature (-40 to +85 °C) range options.



TABLE OF CONTENTS

	ATURES	I
BEN	NEFITS	1
INT	TRODUCTION	1
BLC	OCK DIAGRAM AND PIN ASSIGNMENTS	4
	Figure 1 – MR256A08B Block Diagram	4
	Table 1 – MR256A08B Pin Functions	4
	Figure 2 – Pin Diagrams for Available Packages (Top View) 1 1	5
	Table 2 – Operating Modes	5
ELE	ECTRICAL SPECIFICATIONS	6
	Absolute Maximum Ratings	6
	Table 3 – Absolute Maximum Ratings	6
OPI	ERATING CONDITIONS	7
	Table 4 – Operating Conditions	7
ı	Power Up and Power Down Sequencing	8
	Figure 3 – Power Up and Power Down Sequencing Timing Diagram	8
DC		0
	CHARACTERISTICS	9
	Table 5 – DC Characteristics	
		9
TIN	Table 5 – DC Characteristics	9 10
TIN	Table 5 – DC Characteristics Table 6 – Power Supply Characteristics	9 10 11
TIN	Table 5 – DC Characteristics Table 6 – Power Supply Characteristics	9 10 11
TIN	Table 5 – DC Characteristics Table 6 – Power Supply Characteristics AING SPECIFICATIONS Table 7 – Capacitance	9101111
TIM	Table 5 – DC Characteristics	9101111
	Table 5 – DC Characteristics	910111111



TABLE OF CONTENTS (CONT'D)

Figure 6 – Read Cycle 1	12
Figure 7 – Read Cycle 2	13
Write Mode	14
Table 10 – Write Cycle Timing 1 ($\overline{m{W}}$ Controlled)	14
Figure 8 – Write Cycle Timing 1 ($\overline{f W}$ Controlled)	15
Table 11 – Write Cycle Timing 2 (E Controlled)	16
Figure 9 – Write Cycle Timing 2 ($\overline{\bf E}$ Controlled)	17
ORDERING INFORMATION	18
Table 12 – Ordering Part Number System for Parallel I/O MRAM	
Table 13 – MR256A08B Ordering Part Numbers 1	19
PACKAGE OUTLINE DRAWINGS	20
Figure 10 – 44-TSOP2 Package Outline	20
Figure 11 – 48-BGA Package Outline	
Figure 12 – 32-SOIC Package Outline 1	22
REVISION HISTORY	23
HOW TO CONTACT US	24



BLOCK DIAGRAM AND PIN ASSIGNMENTS

OUTPUT $\overline{\mathsf{G}}$ **ENABLE OUTPUT ENABLE BUFFER** A[14:0] **ADDRESS BUFFER** ROW COLUMN DECODER DECODER CHIP Ē 8 OUTPUT 8 SENSE **ENABLE BUFFER BUFFER AMPS** 32K x 8 BIT **MEMORY** WRITE $\overline{\mathbb{W}}$ **ARRAY ENABLE BUFFER FINAL** WRITE WRITE DQ[7:0] DRIVER **DRIVERS** WRITE ENABLE


Figure 1 – MR256A08B Block Diagram

Table 1 - MR256A08B Pin Functions

Signal Name	Function
А	Address Input
Ē	Chip Enable
\overline{W}	Write Enable
G	Output Enable
DQ	Data I/O
V _{DD}	Power Supply
V _{SS}	Ground
DC	Do Not Connect
NC	No Connection - Pin 2, 40, 41,43 (TSOP2); Ball C2, C5, D3, F2, F5, G1, G2, G6, H1, H6 (BGA); Pin 9, 24, 31(SOIC) Reserved For Future Expansion



Figure 2 – Pin Diagrams for Available Packages (Top View) ¹



Note:

1. The 32-SOIC package is obsolete and shown for legacy reference only. This package option is no longer available for new orders.

Table 2 – Operating Modes

Ē1	Ğ1	₩ 1	Mode	V _{DD} Current	DQ[7:0] ²
Н	X	X	Not selected	, SB1 SB2	Hi-Z
L	Н	Н	Output disabled	 DDR	Hi-Z
L	L	Н	Byte Read	 DDR	D_{Out}
L	Х	L	Byte Write	 DDW	D _{in}

- 1. H = high, L = low, X = don't care
- 2. Hi-Z = high impedance



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. ¹

Table 3 – Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ²	V _{DD}	-0.5 to 4.0	V
Voltage on an pin ²	V _{IN}	$-0.5 \text{ to V}_{DD} + 0.5$	V
Output current per pin	 OUT	±20	mA
Package power dissipation ³	P _D	0.600	W
Temperature under bias			
MR256A08B (Commercial)	_	-10 to 85	°C
MR256A08BC (Industrial)	BIAS	-45 to 95	
Storage Temperature	T stg	-55 to 150	°C
Lead temperature during solder (3 minute max)	T Lead	260	°C
Maximum magnetic field during write	H max_write	2000	A/m
Maximum magnetic field during read or standby	H max_read	8000	A/m

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- 2. All voltages are referenced to V_{ss} .
- 3. Power dissipation capability depends on package characteristics and use environment.



OPERATING CONDITIONS

Table 4 – Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage	V _{DD}	3.0 1	3.3	3.6	٧
Write inhibit voltage	V _{wi}	2.5	2.7	3.0 1	V
Input high voltage	V	2.2	-	$V_{DD} + 0.3^2$	V
Input low voltage	V _{IL}	-0.5 ³	-	0.8	V
Temperature under bias					
MR256A08B (Commercial)	T	0		70	°C
MR256A08BC (Industrial)	Α	-40		85	

- 1. There is a 2 ms startup time once V_{DD} exceeds V_{DD} (min). See "Power Up and Power Down Sequencing Timing Diagram". 2. V_{IH} (max) = V_{DD} + 0.3 V_{DC} ; V_{IH} (max) = V_{DD} + 2.0 V_{AC} (pulse width \leq 10 ns) for I \leq 20.0 mA. 3. V_{IL} (min) = -0.5 V_{DC} ; V_{IL} (min) = -2.0 V_{AC} (pulse width \leq 10 ns) for I \leq 20.0 mA.



Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds V_{DD} (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \overline{E} and \overline{W} control signals should track V_{DD} on power up to V_{DD} - 0.2 V or V_{H} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives \overline{E} and \overline{W} should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above V_{DD} (min).




Figure 3 – Power Up and Power Down Sequencing Timing Diagram



DC CHARACTERISTICS

Table 5 – DC Characteristics

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	 lkg(l)	-	-	±1	μΑ
Output leakage current	l lkg(O)	-	-	±1	μΑ
Output low voltage					
$(I_{OL} = + 4 \text{ mA})$	V _{OL}	-	-	0.4	V
$(I_{OL}^{OL} = + 100 \mu\text{A})$	OL			$V_{ss} + 0.2$	
Output high voltage					
$(I_{OL} = -4 \text{ mA})$	V OH	2.4	-	-	V
$(I_{OL} = -100 \mu\text{A})$	OH	V _{DD} - 0.2			



Table 6 - Power Supply Characteristics

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes 1 ($I_{OUT} = 0$ mA, $V_{DD} = max$)	 DDR	25	30	mA
AC active supply current - write modes ¹				
$(V_{DD} = max)$				
MR256A08B (Commercial)	 DDW	55	65	mA
MR256A08BC (Industrial)	DDW	55	75	
AC standby current				
$(V_{DD} = max, \overline{E} = V_{H})$				
no other restrictions on other inputs				
MR256A08B (Commercial)	l SB1	6	7	mA
MR256A08BC (Industrial)	301	6	8	IIIA
CMOS standby current				
$(E \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DD} - 0.2 \text{ V})$				
$(V_{DD} = max, f = 0 MHz)$				
MR256A08B (Commercial)	l SB2	5	6	mA
MR256A08BC (Industrial)	302	5	7	ША

^{1.} All active current measurements are measured with one address transition per cycle and at minimum cycle time.



TIMING SPECIFICATIONS

Table 7 – Capacitance

Parameter ¹	Symbol	Typical	Max	Unit
Address input capacitance	C _{In}	-	6	pF
Control input capacitance	C _{In}	-	6	pF
Input/Output capacitance	C _{1/0}	-	8	рF

Notes:

1. f = 1.0 MHz, dV = 3.0 V, $T_{_{A}} = 25$ °C, periodically sampled rather than 100% tested.

Table 8 - AC Measurement Conditions

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure	4
Output load for all other timing parameters	See Figure 5	

Figure 4 - Output Load Test Low and High





Figure 5 - Output Load Test All Others





Read Mode

Table 9 - Read Cycle Timing

Parameter ¹	Symbol	Min	Max	Unit
Read cycle time	^t AVAV	35	-	ns
Address access time	^t AVQV	-	35	ns
Enable access time ²	t _{ELQV}	-	35	ns
Output enable access time	^t GLQV	-	15	ns
Output hold from address change	^t AXQX	3	-	ns
Enable low to output active ³	t _{ELQX}	3	-	ns
Output enable low to output active ³	^t GLQX	0	-	ns
Enable high to output Hi-Z ³	^t EHQZ	0	15	ns
Output enable high to output Hi-Z ³	^t GHQZ	0	10	ns

- 1. \overline{W} is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
- 2. Addresses valid before or at the same time \overline{E} goes low.
- 3. This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage.

Figure 6 - Read Cycle 1







Figure 7 – Read Cycle 2





Write Mode

Table 10 – Write Cycle Timing 1 (W Controlled)

Parameter ¹	Symbol	Min	Max	Unit
Write cycle time ²	^t AVAV	35	-	ns
Address set-up time	^t AVWL	0	-	ns
Address valid to end of write (G high)	^t AVWH	18	-	ns
Address valid to end of write (G low)	^t AVWH	20	-	ns
Write pulse width (G high)	^t WLWH ^t WLEH	15	-	ns
Write pulse width (G low)	^t WLWH ^t WLEH	15	-	ns
Data valid to end of write	^t DVWH	10	-	ns
Data hold time	^t whdx	0	-	ns
Write low to data Hi-Z ³	^t WLQZ	0	12	ns
Write high to output active ³	^t WHQX	3	-	ns
Write recovery time	^t WHAX	12	-	ns

- 1. All writes occur during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperature, $t_{WLOZ}(max) < t_{WHOX}(min)$



Figure 8 – Write Cycle Timing 1 (W Controlled)







Table 11 – Write Cycle Timing 2 (E Controlled)

Parameter ¹	Symbol	Min	Max	Unit
Write cycle time ²	^t AVAV	35	-	ns
Address set-up time	^t AVEL	0	-	ns
Address valid to end of write (G high)	^t AVEH	18	-	ns
Address valid to end of write (G low)	^t AVEH	20	-	ns
Enable to end of write (G high)	^t ELEH ^t ELWH	15	-	ns
Enable to end of write (G low) ³	t _{ELEH}	15	-	ns
Data valid to end of write	^t DVEH	10	-	ns
Data hold time	^t EHDX	0		ns
Write recovery time	^t EHAX	12	-	ns

- 1. All writes occur during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If \overline{E} goes low at the same time or after \overline{W} goes low, the output will remain in a high-impedance state. If \overline{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.



Figure 9 – Write Cycle Timing 2 (E Controlled)





ORDERING INFORMATION

Table 12 – Ordering Part Number System for Parallel I/O MRAM

		Memory	Density	Туре	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
Example Or	dering Part Number	MR	256	Α	08	В	С	MA	35	R	
MRAM	MR										
256 Kb	256										
1 Mb	0										
4 Mb	2										
16 Mb	4										
Async 3.3v	А										
Async 3.3v Vdd and 1.8v Vddq	D										
Async 3.3v Vdd and 1.8v Vddq with 2.7v mir	n. Vdd DL										
8-bit	08										
16-bit	16										
Rev A	Α										
Rev B	В										
Commercial 0 to 70°C	Blank										
Industrial -40 to 85°C	С										
Extended -40 to 105°C	V										
AEC Q-100 Grade 1 -40 to 125°C	M										
44-TSOP-2	YS										
48-FBGA	MA										
16-SOIC	SC										
32-SOIC	SO										
35 ns	35										
45 ns	45										
Tray	Blank										
Tape and Reel	R										
Engineering Samples	ES										
Customer Samples	Blank										
Mass Production	Blank										



Table 13 – MR256A08B Ordering Part Numbers ¹


Temp Grade	Temp	Package	Shipping	Ordering Part Number
Commercial	0 to +70 °C	44-TSOP2	Tray	MR256A08BYS35
			Tape and Reel	MR256A08BYS35R
		48-BGA	Tray	MR256A08BMA35
			Tape and Reel	MR256A08BMA35R
		32-SOIC ¹	Tray	MR256A08BSO35 Obsolete
			Tape and Reel	MR256A08BSO35R Obsolete
Industrial	-40 to +85 °C	44-TSOP2	Tray	MR256A08BCYS35
			Tape and Reel	MR256A08BCYS35R
		48-BGA	Tray	MR256A08BCMA35
			Tape and Reel	MR256A08BCMA35R
		32-SOIC ¹	Tray	MR256A08BCSO35 Obsolete
			Tape and Reel	MR256A08BCSO35R Obsolete


¹ The 32-SOIC package option is obsolete and no longer available. <u>See PCN02895 here.</u>



PACKAGE OUTLINE DRAWINGS


Figure 10 - 44-TSOP2 Package Outline





Not To Scale

- 1. Dimensions and tolerances per ASME Y14.5M 1994.
- 2. Dimensions in Millimeters.
- 3. Dimensions do not include mold protrusion.
- 4. Dimension does not include DAM bar protrusions.
 - DAM Bar protrusion shall not cause the lead width to exceed 0.58.









Figure 11 - 48-BGA Package Outline



- . Dimensions in Millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M 1994.
- 3. Maximum solder ball diameter measured parallel to DATUM A
- 4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
- <u>5.</u> Parallelism measurement shall exclude any effect of mark on top surface of package.

Unit Α В C D Ε F G Н J K 20.574 10.287 mm - Min 1.00 0.355 0.66 0.101 2.286 Radius 0.533 0.152 7.416 20.878 1.50 0.508 0.81 0.254 2.540 0.101 1.041 0.304 7.594 10.642 - Max 0.810 inch - Min 0.04 0.14 0.026 0.004 0.09 Radius 0.021 0.006 0.292 0.405 0.822 - Max 0.06 0.02 0.032 0.010 0.10 0.0040 0.041 0.012 0.299 0.419

Note:

1. The 32-SOIC package is obsolete and shown for legacy reference only. This package option is no longer available for new orders.



REVISION HISTORY

Revision	Date	Description of Change
0	Sept 12, 2008	Initial Advance Information Release
1	Mar 25, 2009	Add Industrial and Automotive Temperature Options
2	August 16, 2011	Removed Automotive temperature options. Included SOIC package. Revised formatting
3	October 28, 2011	Changed TSOP-II to TSOP2. Changed logo to new EST Logo. Revisions to Available Parts, Table 4.1: Added Industrial Temp Grade option in SOIC package. Deleted Tape & Reel pack option for all SOIC packaged parts.
4	Dec 9, 2011	Figure 2.1 cosmetic update. Figure 5.2 BGA package outline drawing revised for package ball size. Revisions to ISB1, ISB2 and IDDW for Industrial Grade options in Table 2.4.
5	July 9, 2013	MR256A08BCSO35 removed Preliminary status. Now MP.
6	October 11, 2013	Added Tape and Reel shipping option for SOIC packaged products. Reformatted to current standards.
6.1	May 19, 2015	Revised Everspin contact information.
6.2	June 11, 2015	Corrected Japan Sales Office telephone number.
6.3	July 20, 2015	32-SOIC package options Not Recommended for New Designs.
6.4	October 17, 2015	32-SOIC package options are obsolete and no longer available.
6.5	March 23, 2018	Updated the Contact Us table



HOW TO CONTACT US

How to Reach Us:

Home Page:

www.everspin.com

World Wide Information Request WW Headquarters - Chandler, AZ

5670 W. Chandler Blvd., Suite 100 Chandler, Arizona 85226

Tel: +1-877-480-MRAM (6726) Local Tel: +1-480-347-1111

Fax: +1-480-347-1175

support@everspin.com

orders@everspin.com

sales@everspin.com

Europe, Middle East and Africa

Everspin Europe Support support.europe@everspin.com

Japan

Everspin Japan Support support.japan@everspin.com

Asia Pacific

Everspin Asia Support support.asia@everspin.com

Everspin Technologies, Inc.

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © Everspin Technologies, Inc. 2018



Filename:

EST00355_MR256A08B_Datasheet_Rev6.5032318