

4-OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1, GEN2, AND QPI

ICS9DB423

General Description

The ICS9DB423B is compatible with the Intel DB400Q Differential Buffer Specification. This buffer provides 4 PCI-Express SRC or 4 QPI clocks. The ICS9DB423B is driven by a differential output pair from a CK410B+ or CK509B main clock generator.

Recommended Application

DB400Q compatible part with PCle Gen1, Gen 2 and QPI support

Key Specifications

- Output cycle-cycle jitter < 50ps
- Output to Output skew <50ps
- Phase jitter: PCle Gen1 < 86ps peak to peak
- Phase jitter: PCle Gen2 < 3.0/3.1ps rms
- Phase jitter: QPI < 0.5ps rms


Features/Benefits

- Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread
- Supports undriven differential outputs in Power Down and DIF STOP# for modes for power management.


Output Features


- · 4 0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- · Bandwidth programming available
- 50-133 MHz operation in PLL mode
- 33-400 MHz operation in Bypass mode

Functional Block Diagram



Pin Configuration





Note: Pin 15 is always active low. This is different than 9DB403.

28-pin SSOP and TSSOP

Polarity Inversion Pin List Table

Pins	OE	_INV
	0	1
8	OE_1	OE1#
15	PD#	PD#
16	DIF_STOP#	DIF_STOP
Various	OE_x	OE_x#

Power Groups

	-				
Pin N	umber	Description			
VDD	GND	Description			
1	4	SRC_IN/SRC_IN#			
5,11,18, 24	4	DIF(1,2,5,6)			
N/A	27	IREF			
28	27	Analog VDD & GND for PLL core			

Frequency Selection

BYPASS#_133_100	Voltage	MODE
Low	<0.8V	Bypass
Mid	1.2 <vin<1.8v< td=""><td>QPI 133MHz</td></vin<1.8v<>	QPI 133MHz
High	Vin > 2.0V	PCIe 100MHz

Bypass Readback Table

BYPASS#_133_100	Byte0, bit 3	Byte 0 bit 1
Low	0	0
Mid	1	0
High	0	1

Pin Descriptions for OE_INV=0

1 VI			
' ''	/DDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as an
			analog power rail and filtered appropriately.
	SRC_IN	IN	0.7 V Differential SRC TRUE input
3 SI	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
4 GI	GND	PWR	Ground pin.
5 VI	/DD	PWR	Power supply, nominal 3.3V
6 D	DIF_1	OUT	0.7V differential true clock output
7 D	DIF_1#	OUT	0.7V differential Complementary clock output
8 O	DE_1	IN	Active high input for enabling output 1.
8 0	JE_1	IIN	0 =disable outputs, 1= enable outputs
9 DI	DIF_2	OUT	0.7V differential true clock output
10 D	DIF_2#	OUT	0.7V differential Complementary clock output
11 VI	/DD	PWR	Power supply, nominal 3.3V
10 D	DVDACC# 100 100	IN	Input to select Bypass(fan-out), QPI PLL (133MHz) or PCIe PLL (100MHz) mode
12 B	3YPASS#_133_100	IIN	0 = Bypass mode, M= QPI, 1= PCIe PLL mode
13 S0	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
14 SI	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.
4.5 DI	D.#	INI	Asynchronous active low input pin used to power down the device. The internal
15 PI	PD#	IN	clocks are disabled and the VCO and the crystal osc. (if any) are stopped.
16 D	DIF_STOP#	IN	Active low input to stop differential output clocks.
47 11	IICH DW#	IN	3.3V input for selecting PLL Band Width
17 H	HIGH_BW#	IIN	0 = High, 1= Low
18 VI	/DD	PWR	Power supply, nominal 3.3V
19 D	DIF_5#	OUT	0.7V differential Complementary clock output
20 D	DIF_5	OUT	0.7V differential true clock output
04 0	DE 0	INI	Active high input for enabling output 6.
21 O	DE_6	IN	0 =disable outputs, 1= enable outputs
22 D	DIF_6#	OUT	0.7V differential Complementary clock output
23 D	DIF_6	OUT	0.7V differential true clock output
24 VI	/DD	PWR	Power supply, nominal 3.3V
05 0	DE INIV	INI	This latched input selects the polarity of the OE pins.
25 OI	DE_INV	IN	0 = OE pins active high, 1 = OE pins active low (OE#)
			This pin establishes the reference for the differential current-mode output pairs. It
00 15	DEE	OUT	requires a fixed precision resistor to ground. 475ohm is the standard value for
26 IR	REF	OUT	1000hm differential impedance. Other impedances require different values. See data
			sheet.
27 GI	GNDA	PWR	Ground pin for the PLL core.
	/DDA	PWR	3.3V power for the PLL core.

Pin Descriptions for OE_INV=1

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	VDDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as an
'	VDDR	PWR	analog power rail and filtered appropriately.
2	SRC_IN	IN	0.7 V Differential SRC TRUE input
3	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
4	GND	PWR	Ground pin.
5	VDD	PWR	Power supply, nominal 3.3V
6	DIF_1	OUT	0.7V differential true clock output
7	DIF_1#	OUT	0.7V differential Complementary clock output
8	OE1#	IN	Active low input for enabling DIF pair 1.
0		114	1 =disable outputs, 0 = enable outputs
9	DIF_2	OUT	0.7V differential true clock output
10	DIF_2#	OUT	0.7V differential Complementary clock output
11	VDD	PWR	Power supply, nominal 3.3V
12	BYPASS#_133_100	IN	Input to select Bypass(fan-out), QPI PLL (133MHz) or PCIe PLL (100MHz) mode
12			0 = Bypass mode, M= QPI, 1= PCIe PLL mode
13	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
14	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.
15	PD#	IN	Asynchronous active low input pin used to power down the device. The internal
13	Ι υπ	114	clocks are disabled and the VCO and the crystal osc. (if any) are stopped.
16	DIF_STOP	IN	Active High input to stop differential output clocks.
17	HIGH_BW#	IN	3.3V input for selecting PLL Band Width
17	-		0 = High, 1= Low
18	VDD	PWR	Power supply, nominal 3.3V
19	DIF_5#	OUT	0.7V differential Complementary clock output
20	DIF_5	OUT	0.7V differential true clock output
21	OE6#	IN	Active low input for enabling DIF pair 6.
21	OL0#	114	1 =disable outputs, 0 = enable outputs
22	DIF_6#	OUT	0.7V differential Complementary clock output
23	DIF_6	OUT	0.7V differential true clock output
24	VDD	PWR	Power supply, nominal 3.3V
25	OE_INV	IN	This latched input selects the polarity of the OE pins.
25	OE_IIV	IIN	0 = OE pins active high, 1 = OE pins active low (OE#)
			This pin establishes the reference for the differential current-mode output pairs. It
26	IREF	OUT	requires a fixed precision resistor to ground. 475ohm is the standard value for
20	INEF	001	100ohm differential impedance. Other impedances require different values. See data
			sheet.
27	GNDA	PWR	Ground pin for the PLL core.
28	VDDA	PWR	3.3V power for the PLL core.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS9DB423B. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Symbol	Parameter	Min	Max	Units
VDDA/R	3.3V Core Supply Voltage		4.6	V
VDD	3.3V Logic Supply Voltage		4.6	V
V_{IL}	Input Low Voltage	GND-0.5		V
V_{IH}	Input High Voltage		V _{DD} +0.5V	V
Ts	Storage Temperature	-65	150	°C
Tambient	Ambient Operating Temp	0	70	°C
Tcase	Case Temperature		115	°C
	Input ESD protection			
ESD prot	human body model	2000		V

Electrical Characteristics-Clock Input Parameters

 $T_A = 0 - 70$ °C; Supply Voltage $V_{DD} = 3.3 \text{ V} + /-5\%$

TA = 0 70 0, Supply Voltage	• DD — 3.3 •	1, 6,6					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V _{IHDIF}	Differential inputs (single-ended measurement)	600	800	1150	mV	1
Input Low Voltage - DIF_IN	V _{ILDIF}	Differential inputs (single-ended measurement)	Differential inputs Vss - 300 0 3		300	mV	1
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	300		1000	mV	1
Input Amplitude - DIF_IN	V _{SWING}	Peak to Peak value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	1
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45	•	55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

²Slew rate measured through Vswing min centered around differential zero

Electrical Characteristics-Input/Supply/Common Output Parameters

 $T_A = 0 - 70$ °C; Supply Voltage $V_{DD} = 3.3 \text{ V} + /-5\%$

$I_A = 0 - 70^{\circ}C$; Supply Voltage	$V_{DD} = 3.3 \text{ V}$	+/-5%				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V _{IH}	3.3 V +/-5%	2		$V_{DD} + 0.3$	V
Input Low Voltage	V _{IL}	3.3 V +/-5%	GND - 0.3		0.8	V
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-5		5	uA
Innut I am Commant	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			uA
Input Low Current	I _{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	ıll-up resistors -200		uA	
Operating Supply Current	I _{DD3.3OP}	Full Active, $C_L = Full load$;			200	mA
Powerdown Current	1	all diff pairs driven			60	mA
1 Owerdown Current	I _{DD3.3PD}	all differential pairs tri-stated			6	mA
	F _{iPLL}	PCIe Mode (Bypass/133/100= 1)	50	100.00	110	MHz
Input Frequency	F _{iPLL}	QPI Mode (Bypass/133/100= M)	67	133.33	140	MHz
	F _{iBYPASS}	Bypass Mode (Bypass/133/100= 0)	33		400	MHz
Pin Inductance	L_{pin}				7	nΗ
	C _{IN}	Logic Inputs, except SRC_IN	1.5		5	рF
Capacitance	C _{INSRC_IN}	SRC_IN differential clock inputs	1.5		2.7	pF
	C _{OUT}	Output pin capacitance			6	pF
PLL Bandwidth	BW	-3dB point in High BW Mode	2	3	4	MHz
PLL Bandwidth	DVV	-3dB point in Low BW Mode	0.7	1	1.4	MHz
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain		1.5	2	dB
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock			1	ms
		stabilization or de-assertion of PD# to 1st clock			'	1113
Input SS Modulation	f _{MODIN}	Allowable Frequency	30		33	kHz
Frequency	IMODIN	(Triangular Modulation)	- 00		00	KIIZ
OE# Latency	t _{LATOE#}	DIF start after OE# assertion	1 1		3	cycles
	*LATOL#	DIF stop after OE# deassertion				.,
Tdrive_DIF_Stop#	t _{DRVSTP}	DIF output enable after			10	ns
		DIF_Stop# de-assertion DIF output enable after				
Tdrive_PD#	t _{DRVPD}	PD# de-assertion			300	us
Tfall	t _F	Fall time of PD# and DIF_Stop#			5	ns
Trise	t _B	Rise time of PD# and DIF_Stop#			5	ns
SMBus Voltage	V _{MAX}	Maximum input voltage			5.5	V
Low-level Output Voltage	V _{MAX} V _{OL}	@ I _{PULLUP}			0.4	V
· ·		₩ IPULLUP	4		0.4	mA
Current sinking at V _{OL} SCLK/SDATA	I _{PULLUP}	(Max VIL - 0.15) to	 			IIIA
Clock/Data Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns
SCLK/SDATA		(Min VIH + 0.15) (Min VIH + 0.15) to				
Clock/Data Fall Time	t _{FSMB}	(Max VIL - 0.15)			300	ns
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			100	kHz
		n not 1000/ tooted in production				

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^2\}mbox{See}$ timing diagrams for timing requirements.

 $^{^3}$ Time from deassertion until outputs are >200 mV

⁴SRC_IN input

⁵The differential input clock must be running for the SMBus to be active

Electrical Characteristics-DIF 0.7V Current Mode Differential Pair

 $T_A = 0 - 70^{\circ}\text{C}$; $V_{DD} = 3.3 \text{ V} + /-5\%$; $C_L = 2\text{pF}$, $R_S = 33\Omega$, $R_P = 49.9\Omega$, $R_{REF} = 475\Omega$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Current Source Output Impedance	Zo ¹		3000			Ω	1
Voltage High	VHigh	Statistical measurement on single ended	660		850	mV	1,2
Voltage Low	VLow	signal using oscilloscope math function.			150	111 V	1,2
Max Voltage	Vovs	Measurement on single ended signal			1150	mV	1
Min Voltage	Vuds	using absolute value.	-300			111.	1
Crossing Voltage (abs)	Vcross(abs)		250		550	mV	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	mV	1
Rise Time	t _r	$V_{OL} = 0.175V, V_{OH} = 0.525V$	175		700	ps	1
Fall Time	t _f	$V_{OH} = 0.525V \ V_{OL} = 0.175V$	175		700	ps	1
Rise Time Variation	d-t _r				125	ps	1
Fall Time Variation	d-t _f				125	ps	1
Duty Cycle	d _{t3}	Measurement from differential wavefrom	45		55	%	1
Skew, Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	2500		4500	ps	1
Skew, input to Output	t _{pdPLL}	PLL Mode V _T = 50%	-250		250	ps	1
Skew, Output to Output	t _{sk3}	V _T = 50%			50	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	PLL mode			50	ps	1,3
Sitter, Cycle to cycle		Additive Jitter in Bypass Mode			50	ps	1,3
		PCIe Gen1 phase jitter (Additive in Bypass Mode)		7	10	ps (pk2pk)	1,4,5
		PCIe Gen 2 Low Band phase jitter (Additive in Bypass Mode)		0	0.1	ps (rms)	1,4,5
	t _{jphaseBYP}	PCIe Gen 2 High Band phase jitter (Additive in Bypass Mode)		0.7	0.9	ps (rms)	1,4,5
Jitter, Phase		QPI phase jitter (Additive in Bypass Mode)			0.16	ps (rms)	1,5,6
ontor, i nace		PCle Gen 1 phase jitter		37	86	ps (pk2pk)	1,4,5
	t _{iphasePLL}	PCIe Gen 2 Low Band phase jitter		1.5	3	ps (rms)	1,4,5
	*jpnasePLL	PCIe Gen 2 High Band phase jitter		2.7/ 2.2	3.1	ps (rms)	1,4,5,7
		QPI phase jitter		0.28	0.5	ps (rms)	1,5,6

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^{2}}$ I_{REF} = V_{DD}/(3xR_R). For R_R = 475 Ω (1%), I_{REF} = 2.32mA. I_{OH} = 6 x I_{REF} and V_{OH} = 0.7V @ Z_O=50 Ω .

³ Measured from differential waveform

⁴ See http://www.pcisig.com for complete specs

⁵ Device driven by 932S421C or equivalent.

⁶ 6.4Gb 12U

⁷ First number is High Bandwidth Mode, second number is Low Bandwidth Mode

Clock Periods-Differential Outputs with Spread Spectrum Enabled

Measu	urement									
Wii	ndow	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
Sy	mbol	Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Definition		Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
Deti	Inition	Minimum	Minimum	Minimum					Ī	
		Absolute	Absolute	Absolute	Nominal	Maximum	Maximum	Maximum		
		Period	Period	Period					Units	Notes
	DIF 100	9.949	9.999	10.024	10.025	10.026	10.051	10.101	ns	1,2,3
l e	DIF 133	7.449	7.499	7.518	7.519	7.520	7.538	7.588	ns	1,2,4
Name	DIF 166	5.949	5.999	6.014	6.015	6.016	6.031	6.081	ns	1,2,5
	DIF 200	4.950	5.000	5.012	5.013	5.013	5.026	5.076	ns	1,2,5
Signal	DIF 266	3.700	3.750	3.759	3.759	3.760	3.769	3.819	ns	1,2,5
Si	DIF 333	2.950	3.000	3.007	3.008	3.008	3.015	3.065	ns	1,2,5
	DIF 400	2.450	2.500	2.506	2.506	2.507	2.513	2.563	ns	1,2,5

Clock Periods-Differential Outputs with Spread Spectrum Disabled

Wii	urement ndow mbol	1 Clock Lg-	1us -SSC	0.1s	0.1s 0ppm	0.1s + ppm error	1us +SSC	1 Clock Lg+		
,		Absolute Period	Short-term Average		Period	Long-Term Average	Short-term Average	Period		
Defi	inition	Minimum Absolute Period	Minimum Absolute Period	Minimum Absolute Period	Nominal	Maximum	Maximum	Maximum	linita	Notes
	DIE 100		Periou		10.000	10.001		10.051	+	
	DIF 100			9.999	10.000	10.001		10.051	ns	1,2,3
l e	DIF 133	7.449		7.499	7.500	7.501		7.551	ns	1,2,4
Name	DIF 166	5.949		5.999	6.000	6.001		6.051	ns	1,2,5
 	DIF 200	4.950		5.000	5.000	5.001		5.051	ns	1,2,5
Signal	DIF 266	3.700		3.750	3.750	3.750		3.800	ns	1,2,5
Si	DIF 333	2.950		3.000	3.000	3.000		3.050	ns	1,2,5
	DIF 400	2.450		2.500	2.500	2.500		2.550	ns	1,2,5

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK410B+ accuracy requirements. The 9DB423/823 itself does not contribute to ppm error.

³ Driven by SRC output of main clock, PCle PLL Mode or Bypass mode


⁴ Driven by CPU output of main clock, QPI PLL Mode or Bypass mode


⁵ Driven by CPU output of CK410B+/CK420BQ/CK505 main clock, Bypass mode only

DIF Reference Clock								
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure					
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1					
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
Rs	33	ohm	1					
Rt	49.9	ohm	1					

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 100ohm differential trace	0.225 min to 12.6 max	inch	2






	Alternative Termination for LVDS and other Common Differential Signals (figure 3)									
Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note			
0.45v	0.22v	1.08	33	150	100	100				
0.58	0.28	0.6	33	78.7	137	100				
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible			
0.60	0.3	1.2	33	174	140	100	Standard LVDS			

R1a = R1b = R1 R2a = R2b = R2



Cable Connected AC Coupled Application (figure 4)								
Component	Value	Note						
R5a, R5b	8.2K 5%							
R6a, R6b	1K 5%							
Сс	0.1 µF							
Vcm	0.350 volts							



General SMBus Serial Interface Information

How to Write

- · Controller (host) sends a start bit
- Controller (host) sends the write address DC(h)
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- · IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

Index Block Write Operation								
Controll	er (Host)		IDT (Slave/Receiver)					
Т	starT bit							
Slave Add	ress DC _(h)							
WR	WRite							
			ACK					
Beginning	Byte = N							
			ACK					
Data Byte	Count = X							
			ACK					
Beginnin	g Byte N							
			ACK					
0		×						
0		X Byte	0					
0		æ	0					
			0					
Byte N	Byte N + X - 1							
			ACK					
Р	stoP bit							

Read Address	Write Address
DD _(h)	DC _(h)

How to Read

- · Controller (host) will send a start bit
- Controller (host) sends the write address DC(h)
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address DD_(h)
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	T starT bit		
Slave	Address DC _(h)		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
Slave	Address DD _(h)		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		ē	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

				j.e.e., 112,12, 11111				
Byt	te 0	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	-	PD_Mode	PD# drive mode	RW	driven	Hi-Z	0
Bit 6	-	-	STOP_Mode	DIF_Stop# drive mode	RW	driven	Hi-Z	0
Bit 5	-	-	PD_Polarity	Select PD polarity	RW	Low	High	0
Bit 4	-	-		Reserved				Х
Bit 3	-	_	BYPASS#1	BYPASS#/PLL1	RW	See Bypass Readback Table		Input
Bit 2	-	-	PLL_BW#	Select PLL BW	RW	High BW	Low BW	1
Bit 1	-	-	BYPASS#0	BYPASS#/PLL0	RW	See Bypass Readback Table		Input
Bit 0	-	-	SRC_DIV#	SRC Divide by 2 Select	RW	x/2	x/1	1

SMBus Table: Output Control Register

Byt	te 1	Pin #	Name	Control Function	Туре	0	1	Default	
Bit 7				Reserved				1	
Bit 6	22	2,23	DIF_6	Output Enable	RW	Disable	Enable	1	
Bit 5	Bit 5 19,20		DIF_5	Output Enable	RW	Disable	Enable	1	
Bit 4				Reserved					
Bit 3				Reserved				1	
Bit 2	2 9,10		DIF_2	Output Enable	RW	Disable	Enable	1	
Bit 1	6	5,7	DIF_1 Output Enable		RW	Disable	Enable	1	
Bit 0				Reserved					

NOTE: The SMBus Output Enable Bit must be '1' AND the respective OE pin must be active for the output to run!

SMBus Table: OE Pin Control Register

Byt	te 2	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7				Reserved				0	
Bit 6	22	,23	DIF_6	DIF_6 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0	
Bit 5	19	,20	DIF_5	DIF_5 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0	
Bit 4				Reserved					
Bit 3				Reserved				0	
Bit 2	9,	10	DIF_2	DIF_2 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0	
Bit 1	6	,7	DIF_1	DIF_1 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0	
Bit 0				Reserved					

SMBus Table: Reserved Register

By	te 3	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7				Reserved				Х	
Bit 6				Reserved					
Bit 5				Reserved					
Bit 4				Reserved				Х	
Bit 3				Reserved				Х	
Bit 2				Reserved				Х	
Bit 1				Reserved				X	
Bit 0				Reserved					

SMBus Table: Vendor & Revision ID Register

Byte	4 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-	RID3	REVISION ID	R	-	-	0
Bit 6	-	RID2		R	-	-	0
Bit 5	-	RID1		R	-	-	0
Bit 4	-	RID0		R	-	-	1
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	-	0
Bit 1	-	VID1		R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBus Table: DEVICE ID

Byt	e 5	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7		-		Device ID 7 (MSB)	R			0
Bit 6		-		Device ID 6	R			1
Bit 5		-		Device ID 5	R			0
Bit 4		-		Device ID 4	R	Device ID is	42 Hex for	0
Bit 3		-		Device ID 3	R	9DB	423	0
Bit 2		-		Device ID 2	R			0
Bit 1		-		Device ID 1	R			1
Bit 0		-		Device ID 0	R			0

SMBus Table: Byte Count Register

Byt	e 6 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	BC7		RW	-	-	0
Bit 6	-	BC6		RW	-	-	0
Bit 5	-	BC5		RW	-	-	0
Bit 4	-	BC4	Writing to this register configures how	RW	-	-	0
Bit 3	-	BC3	many bytes will be read back.	RW	-	-	0
Bit 2	-	BC2		RW	-	-	1
Bit 1	-	BC1		RW	-	-	1
Bit 0	-	BC0		RW	-	-	1


Note: Polarities in timing diagrams are shown OE INV = 0. They are similar to OE INV = 1.

PD#, Power Down

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


PD# Assertion

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with 2 x IREF and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



PD# De-assertion

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300 us of PD# de-assertion.



14

ICS9DB423B

DIF STOP#

The DIF_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for this input to work properly. The DIF_STOP# signal is de-bounced and must remain stable for two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.


DIF_STOP# - Assertion

Asserting DIF_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the DIF_STOP# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There is no change in output drive current. DIF is driven with 6xIREF. DIF# is not driven, but pulled low by the termination. When the DIF_STOP# drive bit is '1', the final state of all DIF output pins is Low. Both DIF# are not driven.


DIF_STOP# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the DIF_STOP# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion

DIF_STOP_1 (Stop_Mode = Driven, PD_Mode = Driven)



DIF_STOP_2 (Stop_Mode = Tristate, PD_Mode = Driven)




IDT® 4-OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1, GEN2, AND QPI

ICS9DB423B


15

REV E 091812


DIF_STOP_3 (Stop_Mode = Driven, PD_Mode = Tristate)




DIF_STOP_4 (Stop_Mode = Tristate, PD_Mode = Tristate)



Package Outline and Package Dimensions (28-pin, 209 mil SSOP)



Package Outline and Package Dimensions (28-pin TSSOP, 4.40mm Body, 0.65 Pitch)



Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9DB423BFLF	Tubes	28-pin SSOP	0 to +70°C
9DB423BFLFT	Tape and Reel	28-pin SSOP	0 to +70°C
9DB423BGLF	Tubes	28-pin TSSOP	0 to +70°C
9DB423BGLFT	Tape and Reel	28-pin TSSOP	0 to +70°C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

[&]quot;B" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Rev.	Issue Date	Description	Page #
Α	9/30/2008	 Updated Electrical Characteristics to add propagation delay and phase noise information. Corrected SMBus to reference pin numbers for 423 instead of 823 device. Removed references to OE controls that are not present on 423. Added SMBus electrical characteristics Added foot note about DIF input running in order for the SMBus interface to work Added foot note to Byte 1 about functionality of OE bits and OE pins. Corrected Block Diagram with proper OE pins indicated and PD and DIF_STOP# pins added Updated clock periods to reflect +/-100ppm input clock tolerance (CK410B+/CK420BQ/CK505). Changed SRC_Stop references to DIF_Stop references for consistency. 	Various
В	2/3/2010	1. Corrected Polarity of PD pin when OE_INV = 1. PD is always active low (or PD#). This is a difference from the 9DB803D.	Various
С	1/27/2011	Updated Termination Figure 4	10
D	5/9/2011	1. Update pin 1 pin-name and pin description from VDD to VDDR. This highlights that optimal performance is obtained by treating VDDR as in analog pin. This is a document update only, there is no silicon change.	Various
E	9/18/2012	1. Updated Byte 2, bits 1, 2, 5 and 6 per char review. Outputs can be programmed with Byte 2 to be Stoppable or Free-Run with DIF_Stop pin, not the OE pins. 2. Re-created datasheet in FrameMaker.	Various

SYNTHESIZERS

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/