



# 74F245 Octal Bidirectional Transceiver with 3-STATE Outputs

#### Features

- Non-inverting buffers
- Bidirectional data path
- A outputs sink 24mA
- B outputs sink 64mA

## **General Description**

The 74F245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for busoriented applications. Current sinking capability is 24mA at the A Ports and 64mA at the B Ports. The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A Ports to B Ports; Receive (active LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a High Z condition.


### **Ordering Information**

Order Number	Package Number	Package Description
74F245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74F245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74F245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74F245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

## **Connection Diagram**



## **Truth Table**


Inp	uts			
ŌE	T/R	Output		
L	L	Bus B Data to Bus A		
L	Н	Bus A Data to Bus B		
Н	Х	High Z State		

- H = HIGH Voltage Level
- L = LOW Voltage Level

X = Immaterial

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>	
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20µA/–1.2mA	
T/R	Transmit/Receive Input	1.0/2.0	20µA/–1.2mA	
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or	3.5/1.083	70 μA/–0.65mA	
	3-STATE Outputs	150/40 (38.3)	–3 mA/24mA (20mA)	
B <sub>0</sub> –B <sub>7</sub>	Side B Inputs or	3.5/1.083	70µA/–0.65mA	
	3-STATE Outputs	600/106.6 (80)	-12mA/64mA (48mA)	



B<sub>6</sub>

B7

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating		
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C		
T <sub>A</sub>	Ambient Temperature Under Bias	–55°C to +125°C		
TJ	Junction Temperature Under Bias	–55°C to +150°C		
V <sub>CC</sub>	V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V		
VI	Input Voltage <sup>(1)</sup>	-0.5V to +7.0V		
I <sub>I</sub>	Input Current <sup>(1)</sup>	-30mA to +5.0mA		
	Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$ )			
	Standard Output	–0.5V to $V_{CC}$		
	3-STATE Output	–0.5V to +5.5V		
	Current Applied to Output in LOW State (Max.)	twice the rated I <sub>OL</sub> (mA)		
	ESD Last Passing Voltage (Min.)			

Note:

1. Either voltage limit or current limit is sufficient to protect inputs.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
T <sub>A</sub>	Free Air Ambient Temperature	0°C to +70°C
V <sub>CC</sub>	Supply Voltage	+4.5V to +5.5V

Symbol	Parameter		V <sub>cc</sub>	Conditions	Min.	Тур.	Max.	Units	
V <sub>IH</sub>	Input HIGH Voltage			Recognized as a HIGH Signal	2.0			V	
V <sub>IL</sub>	Input LOW Voltage			Recognized as a LOW Signal			0.8	V	
V <sub>CD</sub>	Input Clamp Diode Volt	age	Min.	$I_{IN} = -18 \text{mA}$			-1.2	V	
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub>	Min.	$I_{OH} = -3mA(A_n)$	2.4			V	
		10% V <sub>CC</sub>	7	$I_{OH} = -15 \text{mA} (B_n)$	2.0				
		5% V <sub>CC</sub>		$I_{OH} = -3mA(A_n)$	2.7				
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>	Min.	$I_{OL} = 24 \text{mA} (A_n)$	0.5		0.5	V	
	10% V <sub>CC</sub>			$I_{OL} = 64 \text{mA} (B_n)$			0.55		
I <sub>IH</sub>	Input HIGH Current		Max.	V <sub>IN</sub> = 2.7V			5.0	μA	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test		Max.	$V_{IN} = 7.0V \ (\overline{OE}, T/\overline{R})$			7.0	μA	
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)		Max.	$V_{IN} = 5.5V (A_n, B_n)$			0.5	mA	
I <sub>CEX</sub>	Output HIGH Leakage Current		Max.	$V_{OUT} = V_{CC} (A_n, B_n)$			50	μA	
V <sub>ID</sub>	Input Leakage Test		0.0	I <sub>ID</sub> = 1.9μA, All Other Pins Grounded	4.75			V	
I <sub>OD</sub>	Output Leakage Circuit Current		0.0	V <sub>IOD</sub> = 150mV, All Other Pins Grounded			3.75	μA	
IIL	Input LOW Current		Max.	$V_{IN} = 0.5V (T/\overline{R}, \overline{OE})$			-1.2	mA	
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current		Max.	$V_{OUT} = 2.7V (A_n, B_n)$			70	μA	
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current		Max.	$V_{OUT} = 0.5V (A_n, B_n)$			-650	μA	
I <sub>OS</sub>	Output Short-Circuit Cu	urrent	Max.	$V_{OUT} = 0V (A_n)$	-60		-150	mA	
				$V_{OUT} = 0V (B_n)$	-100		-225		
I <sub>ZZ</sub>	Bus Drainage Test			$V_{OUT} = 5.25 V(A_n, B_n)$			500	μA	
I <sub>CCH</sub>	Power Supply Current		Max.	V <sub>O</sub> = HIGH		70	90	mA	
I <sub>CCL</sub>	Power Supply Current		Max.	$V_{O} = LOW$		95	120	mA	
I <sub>CCZ</sub>	Power Supply Current			V <sub>O</sub> = HIGH Z		85	110	mA	

4

## **AC Electrical Characteristics**

		$\begin{array}{l} T_A=+25^\circ C,\\ V_{CC}=+5.0V,\\ C_L=50pF \end{array}$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C,$ $C_L = 50pF$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C,$ $C_L = 50pF$			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay,	2.5	4.2	6.0	2.0	7.5	2.0	7.0	ns
	$A_n$ to $B_n$ or $B_n$ to $A_n$	2.5	4.2	6.0	2.0	7.5	2.0	7.0	
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	3.0	5.3	7.0	2.5	9.0	2.5	8.0	ns
		3.5	6.0	8.0	3.0	10.0	3.0	9.0	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	2.0	5.0	6.5	2.0	9.0	2.0	7.5	ns
		2.0	5.0	6.5	2.0	10.0	2.0	7.5	





Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/





74F245 — Octal Bidirectional Transceiver with 3-STATE Outputs

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/





Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

74F245 — Octal Bidirectional Transceiver with 3-STATE Outputs




Figure 5. 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/



SEMICONDUCTOR



#### ACEx®

Build it Now™ CorePLUS™ *CROSSVOLT*™ CTL™ Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*



Fairchild<sup>®</sup> Fairchild Semiconductor<sup>®</sup> FACT Quiet Series™ FACT<sup>®</sup> FAST<sup>®</sup> FastvCore™ FlashWriter<sup>®</sup>\* **FPS™** FRFET® Global Power Resource<sup>SM</sup> Green FPS™ Green FPS™ e-Series™ GTO™ i-Lo™ IntelliMAX™ **ISOPLANAR™** MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ **OPTOLOGIC<sup>®</sup>** OPTOPLANAR®

#### PDP-SPM™ Power220<sup>®</sup> Power247® **POWEREDGE<sup>®</sup>** Power-SPM™ PowerTrench<sup>®</sup> Programmable Active Droop™ QFET QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

#### SyncFET™ SYSTEM® GENERAL The Power Franchise®

TinyBoost™ TinyBuck™ TinyBuck™ TinyDogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ SerDes™ UHC® Ultra FRFET™ UniFET™ VCX™

r EZSWITCH™ and FlashWriter<sup>®</sup> are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms							
Datasheet Identification Product Status		Definition					
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to					