SN54AHC16541, SN74AHC16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS332F – MARCH 1996 – REVISED JANUARY 2000

 Members of the Texas Instruments Widebus™ Family EPIC™ (Enhanced-Performance Implanted) 	SN54AHC16541 WD PACKAGE SN74AHC16541 DGG, DGV, OR DL PACKAGE (TOP VIEW)
CMOS) Process	
 Operating Range 2-V to 5.5-V V_{CC} 	1Y1 2 47 1A1
 Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise 	1Y2 3 46 1A2 GND 4 45 GND
 Flow-Through Architecture Optimizes PCB Layout 	1Y3
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	V _{CC} 7 42 V _{CC} 1Y5 8 41 1A5 1Y6 9 40 1A6
 Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very 	GND [] 10 39] GND 1Y7 [] 11 38] 1A7 1Y8 [] 12 37] 1A8
Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings	2Y1 [13 36] 2A1 2Y2 [14 35] 2A2 GND [15 34] GND
description	2Y3 [16 33] 2A3 2Y4 [17 32] 2A4
The 'AHC16541 devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable ($1\overline{OE1}$ and $1\overline{OE2}$ or $2\overline{OE1}$ and $2\overline{OE2}$) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC16541 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC16541 is characterized for operation from –40°C to 85°C.

(ea	(each 8-bit buffer/driver)										
	INPUTS										
OE1	OE2	Α	Y								
L	L	L	L								
L	L	Н	н								
н	Х	Х	Z								
Х	Н	Х	Z								

ELINCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated


SN54AHC16541, SN74AHC16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS332F – MARCH 1996 – REVISED JANUARY 2000

logic symbol[†]


10E1	1	&			
10E2	48		EN1		
20E1	24	&			
20E1	25		EN2		
LOLL					
1A1	47		1 ⊽	2	1Y1
1A1	46	'		3	1Y2
1A3	44			5	1Y3
1A4	43			6	1Y4
1A5	41			8	1Y5
1A6	40			9	1Y6
1A7	38			11	1Y7
1A8	37			12	1Y8
2A1	36	1	2 ▽	13	2Y1
2A2	35		2 .	14	2Y2
2A3	33			16	2Y3
2A4	32			17	2Y4
2A5	30			19	2Y5
2A5	29			20	2Y6
2A0 2A7	27			22	2Y7
2A7	26			23	2Y8
240					210

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



SCLS332F - MARCH 1996 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	/ to 7 V + 0.5 V -20 mA 220 mA 225 mA 25 mA 70°C/W 58°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54AH	C16541	SN74AH0	C16541	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		00	5.5	0	5.5	V	
Vo	Output voltage		Ó	Vcc	0	Vcc	V	
		V _{CC} = 2 V	20	-50		-50	μA	
ЮН	High-level output current	V_{CC} = 3.3 V ± 0.3 V	240	-4		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$	~	-8		-8	mA	
		V _{CC} = 2 V		50		50	μA	
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4 4					
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100		
$\Delta t / \Delta v$	Input transition rise or fall rate	V_{CC} = 5 V ± 0.5 V		20		20	0 ns/V	
Т _А	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS332F - MARCH 1996 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vee	T,	ן = 25°C	;	SN54AH0	C16541	SN74AHC	16541	LINUT		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	TYP MAX MIN MAX MIN MAX MIN MAX 2 1.9 1.9 1.9 1.9 1.9 1.9 3 2.9 2.9 2.9 2.9 V 1.9 V 4.5 4.4 4.4 4.4 V V V 4.5 3.8 3.8 0.1 0.1 V V 0.1 0.1 0.1 0.1 0.1 V V 0.1 0.1 0.1 0.1 V V V 0.36 0.5 0.44 V V V V	UNIT						
		2 V	1.9	2		1.9		1.9				
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9				
VOH		4.5 V	4.4	4.5		4.4		4.4		V		
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48				
	I _{OH} = -8 mA	4.5 V	3.94			3.8	M	3.8				
		2 V			0.1		0.1		0.1			
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1			
VOL		4.5 V			0.1	6	0.1		0.1	V		
	I _{OL} = 4 mA	3 V			0.36	na	0.5		0.44			
	I _{OL} = 8 mA	4.5 V			0.36	80	0.5		0.44			
Ц	$V_{I} = V_{CC}$ or GND	0 V to 5.5 V			±0.1	Q	±1*		±1	μA		
loz	$V_{O} = V_{CC}$ or GND, VI (OE) = VIL or VIH	5.5 V			±0.25		±2.5		±2.5	μΑ		
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ		
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF		
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		3						pF		

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	Т	ן = 25°	C	SN54AH	C16541	SN74AHC16541		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	Y	Ci = 15 pE		5**	8.4**	1**	10**	1	10	ns
^t PHL	A	Ţ	C _L = 15 pF		5**	8.4**	1**	10**	1	10	115
^t PZH	OE	Y	$C_{1} = 15 \text{ pF}$		6**	10.6**	1**	12.5**	1	12.5	ns
^t PZL	ÛE	I	C _L = 15 pF		6**	10.6**	1**	12.5**	1	12.5	115
^t PHZ	OE	Y	C _L = 15 pF		7**	11.5**	1**	12.5**	1	12.5	ns
^t PLZ	OE	T			7**	11.5**	1**	12.5**	1	12.5	
^t PLH	А	Y	CL = 50 pF		7.5	11.9	1	13.5	1	13.5	ns
^t PHL	A	I			7.5	11.9	20	13.5	1	13.5	115
^t PZH	OE	Y	C _L = 50 pF		8	14.1	0 1	16	1	16	ns
^t PZL	ÛE	I	CL = 30 pr		8	14.1	Q 1	16	1	16	115
^t PHZ	OE	Y	C _I = 50 pF		9	14	1	16	1	16	ns
t _{PLZ}	UE	I	CL = 50 PF		9	14	1	16	1	16	115
^t sk(o)			C _L = 50 pF			1.5***				1.5	ns

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

*** On products compliant to MIL-PRF-38535, this parameter does not apply.



SCLS332F - MARCH 1996 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

00											
PARAMETER	FROM	то	LOAD	Тд	(= 25°C	;	SN54AHC	216541	SN74AHC	016541	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	Y	Ci = 15 pE		3.5*	6*	1*	7*	1	6.5	ns
^t PHL	A	T	C _L = 15 pF		3.5*	6*	1*	7*	1	6.5	115
^t PZH	OE	Y	Ci = 15 pE		4.7*	7.3*	1*	8.5*	1	8.5	ns
^t PZL	OE	T	C _L = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5	115
^t PHZ	OE	Y	CL = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns
^t PLZ	ÛE	T			5*	7.2*	1* 4	8.5*	1	8.5	113
^t PLH	А	Y	C _I = 50 pF		5	8	4	9	1	8.5	ns
^t PHL	~	I	С <u></u> = 30 рі		5	8	$\eta_{\overline{\eta}}$	9	1	8.5	115
^t PZH	OE	Y	$C_{1} = 50 pF$		6.2	9.3	0 1	10.5	1	10.5	ns
^t PZL	ÛE	I	CL = 30 pr		6.2	9.3	Q 1	10.5	1	10.5	115
^t PHZ	OE	Y	C _I = 50 pF		6	9.2	1	10.5	1	10.5	ns
^t PLZ	UE	1	Ο _L = 50 pr		6	9.2	1	10.5	1	10.5	
^t sk(o)			C _L = 50 pF			1**				1	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

** On products compliant to MIL-PRF-38535, this parameter does not apply.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	SN74	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.7		V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.3		V
VOH(V)	Quiet output, minimum dynamic V _{OH}		4.7		V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	12	pF



SCLS332F - MARCH 1996 - REVISED JANUARY 2000



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74AHC16541DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC16541	Samples
SN74AHC16541DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HE541	Samples
SN74AHC16541DL	LIFEBUY	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC16541	
SN74AHC16541DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC16541	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC16541DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AHC16541DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHC16541DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC16541DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AHC16541DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74AHC16541DLR	SSOP	DL	48	1000	367.0	367.0	55.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AHC16541DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated