

HARRIS IRFF9120, IRFF9121 IRFF9122, IRFF9123

Avalanche Energy Rated
P-Channel Power MOSFETs

January 1994

Features


- -3.5A and -4A, -80V and -100V
- $r_{DS(ON)} = 0.60\Omega$ and 0.80Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFF9120, IRFF9121, IRFF9122 and IRFF9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ C$) Unless Otherwise Specified


	IRFF9120	IRFF9121	IRFF9122	IRFF9123	UNITS
Drain-Source Voltage (1)	V_{DS}	-100	-80	-100	-80
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-100	-80	-100	-80
Continuous Drain Current					
$T_C = 25^\circ C$	I_D	-4	-4	-3.5	-3.5
Pulsed Drain Current (3)	I_{DM}	-16	-16	-14	-14
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20
Maximum Power Dissipation (See Figure 14)	P_D	20	20	20	W
Linear Derating Factor (See Figure 14)		0.16	0.16	0.16	$W/^\circ C$
Single Pulse Avalanche Energy Rating (4)	E_{as}	370	370	370	370
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150
Temperature Range					$^\circ C$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L	300	300	300	$^\circ C$

NOTES:

1. $T_J = +25^\circ C$ to $+150^\circ C$
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 25V$, Start $T_J = +25^\circ C$, $L = 34.7mH$, $R_G = 25\Omega$, Peak $I_L = 4.0A$
(See Figures 15 and 16)

Specifications IRFF9120, IRFF9121, IRFF9122, IRFF9123

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF9120, IRFF9122 IRFF9121, IRFF9123	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-100	-	-	V	
			-80	-	-	V	
Gate Threshold Voltage	$V_{\text{GS}(\text{TH})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{\text{GS}} = -20\text{V}$	-	-	-100	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{\text{GS}} = 20\text{V}$	-	-	100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = \text{Max Rating}, V_{\text{GS}} = 0\text{V}$	-	-	-250	μA	
		$V_{\text{DS}} = \text{Max Rating} \times 0.8, V_{\text{GS}} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	-1000	μA	
On-State Drain Current (Note 2) IRFF9120, IRFF9121 IRFF9122, IRFF9123	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} > I_{\text{D}(\text{ON})} \times r_{\text{DS}(\text{ON})} \text{ Max}, V_{\text{GS}} = -10\text{V}$	-4	-	-	A	
			-3.5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF9120, IRFF9121 IRFF9122, IRFF9123	$r_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -10\text{V}, I_D = -2\text{A}$	-	0.5	0.6	Ω	
			-	0.6	0.8	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{\text{DS}} > I_{\text{D}(\text{ON})} \times r_{\text{DS}(\text{ON})} \text{ Max}, I_D = -2\text{A}$	1.25	2	-	S(U)	
Input Capacitance	C_{ISS}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -25\text{V}, f = 1.0\text{MHz}$	-	300	-	pF	
Output Capacitance	C_{OSS}	See Figure 10	-	200	-	pF	
Reverse Transfer Capacitance	C_{RSS}	-	-	50	-	pF	
Turn-On Delay Time	$t_{\text{d}(\text{ON})}$	$V_{\text{DD}} = 0.5 \text{ BV}_{\text{DSS}}, I_D = -4\text{A}, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	25	50	ns	
Rise Time	t_r		-	50	100	ns	
Turn-Off Delay Time	$t_{\text{d}(\text{OFF})}$		-	50	100	ns	
Fall Time	t_f		-	50	100	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{\text{GS}} = -10\text{V}, I_D = -4\text{A}, V_{\text{DS}} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC	
Gate-Source Charge	Q_{gs}		-	9	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}		-	7	-	nC	
Internal Drain Inductance	L_D	Measured from the drain lead, 5mm (0.2") from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 5mm (0.2") from header to source bonding pad.		-	15	-	nH
Junction-to-Case	$R_{\theta_{\text{JC}}}$	-	-	-	6.25	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta_{\text{JA}}}$	Typical socket mount	-	-	175	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-4	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-16	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -4\text{A}, V_{\text{GS}} = 0\text{V}$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = 4\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	230	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -4\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	1.3	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{\text{DD}} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 34.7\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 4\text{A}$ (See Figures 15 and 16)

IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.