

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



# CY62157EV18 MoBL

# 8-Mbit (512K × 16) Static RAM

#### Features

- Very high speed: 55 ns
- Wide voltage range: 1.65 V-2.25 V
- Pin compatible with CY62157DV18 and CY62157DV20
- Ultra low standby power
  Typical Standby current: 2 μA
  Maximum Standby current: 8 μA
- Ultra low active power
  Typical active current: 6 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) package

#### **Functional Description**

The CY62157EV18 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW or both BHE and BLE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when:

- Deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW)
- Outputs are disabled (OE HIGH)
- <u>Both</u> <u>Byte</u> High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or
- Write operation is active ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH and  $\overline{WE}$  LOW).

Write to the device by taking Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins ( $I/O_0$  through I/O<sub>7</sub>), is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins ( $I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins ( $A_0$  through address pins ( $A_0$  through  $A_{18}$ ).

Read from the device by taking Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.


### Product Portfolio

					Power Dissipation					
Duradicat	V <sub>CC</sub> Range (V)			Speed	Operating I <sub>CC</sub> , (mA)			Standby, I <sub>SB2</sub> (μΑ)		
Product			(ns)	f = 1MHz		f = f <sub>max</sub>				
	Min	Тур [1]	Max		Тур [1]	Max	Тур [1]	Max	<b>Typ</b> <sup>[1]</sup>	Max
CY62157EV18	1.65	1.8	2.25	55	6	7	18	25	2	8

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



# Logic Block Diagram





# CY62157EV18 MoBL

### Contents

Pin Configuration	4
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	


Package Diagram	15
Acronyms	
Document Conventions	
Units of Measure	16
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	21
Products	21
PSoC® Solutions	
Cypress Developer Community	21
Technical Support	21





### **Pin Configuration**

#### Figure 1. 48-ball VFBGA pinout (Top View) <sup>[2]</sup>





### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature–65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential0.2 V to 2.45 V (V <sub>CCmax</sub> + 0.2 V)
DC voltage applied to outputs in High-Z state $^{[3,4]}$ 0.2 V to 2.45 V (V $_{CCmax}$ + 0.2 V)

DC input voltage $^{[3,\;4]}$ –0.2 V to 2.45 V (V $_{CCmax}$ + 0.2 V)
Output current into outputs (LOW)20 mA
Static discharge voltage (in accordance with MIL-STD-883, Method 3015) > 2001 V
Latch-up current> 200 mA

# **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>CC</sub></b> <sup>[5]</sup>
CY62157EV18LL	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V

#### **Electrical Characteristics**

Over the Operating Range

-							
Parameter	Description	lest C	onditions	Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 1.65 V	1.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 1.65 V	-	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 1.65 V to	2.25 V	1.4	-	V <sub>CC</sub> + 0.2 V	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 1.65 V to	2.25 V	-0.2	-	0.4	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CO}$	<sub>C</sub> , output disabled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	18	25	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	6	7	mA
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power down current – CMOS inputs	$\label{eq:constraint} \begin{array}{ c c c } \hline \hline CE_1 \geq V_{CC} - 0.2 \ V\\ \hline CE_2 \leq 0.2 \ V, \\ \hline V_{IN} \geq V_{CC} - 0.2 \ V\\ \hline f = f_{max} \ (address\\ f = 0 \ (\overline{OE}, \ \overline{WE}, \ \overline{B}\\ = V_{CC(max)}. \end{array}$	V, V <sub>IN</sub> <u>≤</u> 0.2 V),	-	2	8	μΑ
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power down current – CMOS Inputs	$\label{eq:constraint} \begin{split} \hline \overline{CE}_1 &\geq V_{CC} - 0.2\\ CE_2 &\leq 0.2 \text{ V},\\ V_{IN} &\geq V_{CC} - 0.2\\ f &= 0, \ V_{CC} &= V_{CC} \end{split}$	V or V <sub>IN</sub> <u>&lt;</u> 0.2 V,	_	2	8	μΑ

#### Notes

- 3.  $V_{IL(min)}$  = -2.0 V for pulse durations less than 20 ns.
- 4.  $V_{IH(max)} = V_{CC} + 0.5 V$  for pulse durations less than 20 ns.
- 5. Full Device AC operation assumes a 100  $\mu$ s ramp time from 0 to V<sub>CC</sub> (min) and 200  $\mu$ s wait time after V<sub>CC</sub> stabilization.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 7. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub>/I<sub>SB2</sub>/I<sub>CCDR</sub> spec. Other inputs can be left floating.




# Capacitance

Parameter <sup>[8]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF


### **Thermal Resistance**

Parameter [8]	Description	Test Conditions	BGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	36.92	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		13.55	°C/W

### AC Test Loads and Waveforms



#### Figure 2. AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

Parameters	Value	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V




### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.0	_	_	V
I <sub>CCDR</sub> <sup>[10]</sup>		$\begin{split} &\frac{1.2 \text{ V} \leq \text{V}_{\text{CC}} \leq \text{V}_{\text{CC} \text{ (max)}},}{\text{CE}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V},} \\ &\text{CE}_2 \leq 0.2 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{V}_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	-	5	9	μΑ
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time		0	-	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		55	_	-	ns

### Data Retention Waveform

Figure 3. Data Retention Waveform <sup>[13]</sup>



#### Notes

9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25 °C$ .

10. Chip enable ( $\overline{CE}$ ) and byte enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) need to be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.

11. Tested initially and after any design or process changes that may affect these parameters.

12. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\geq$  100 µs or stable at V<sub>CC(min)</sub>  $\geq$  100 µs.

13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



### Switching Characteristics

Over the Operating Range

Parameter <sup>[14, 15]</sup>	Description	55	ns	Unit
Parameter	Description	Min	Max	
Read Cycle		·		
t <sub>RC</sub>	Read cycle time	55	-	ns
t <sub>AA</sub>	Address to data valid	-	55	ns
t <sub>OHA</sub>	Data hold from address change	10	-	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[16]</sup>	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[16, 17]</sup>	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low-Z <sup>[16]</sup>	10	-	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High-Z <sup>[16, 17]</sup>	-	18	ns
t <sub>PU</sub>	$\overline{\text{CE}}_1$ LOW and $\text{CE}_2$ HIGH to power up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	-	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	55	ns
t <sub>LZBE</sub> <sup>[18]</sup>	BLE/BHE LOW to Low-Z <sup>[16]</sup>	10	-	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High-Z <sup>[16, 17]</sup>	-	18	ns
Write Cycle [19, 20	]			
t <sub>WC</sub>	Write cycle time	55	-	ns
t <sub>SCE</sub>	$\overline{\text{CE}}_1$ LOW and $\text{CE}_2$ HIGH to write end	40	_	ns
t <sub>AW</sub>	Address setup to write end	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	40	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[16, 17]</sup>	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[16]</sup>	10	_	ns

Notes

19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

20. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

 <sup>14.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 6.
 15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production. been in production.

<sup>16.</sup> At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enters a high impedance state.
 If both byte enables are toggled together, this value is 10 ns.



### **Switching Waveforms**

Figure 4. Read Cycle 1 (Address Transition Controlled) <sup>[21, 22]</sup>





Figure 5. Read Cycle 2 (OE Controlled) <sup>[22, 23]</sup>



#### Notes

21. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $CE_2 = V_{IH}$ .

22. WE is HIGH for read cycle.

23. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.



### Switching Waveforms (continued)




Figure 6. Write Cycle 1 (WE Controlled) <sup>[24, 25, 26]</sup>

#### Notes

24. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.


25. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

26. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

27. During this period, the I/Os are in output state and input signals must not be applied.



### Switching Waveforms (continued)



Notes

29. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

30. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

31. During this period, the I/Os are in output state and input signals must not be applied.

<sup>28.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



# Switching Waveforms (continued)




Figure 8. Write Cycle 3 (WE Controlled,  $\overline{\text{OE}}$  LOW) [32, 33]

#### Notes

- 32. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = V_{\text{IH}}$ , the output remains in a high impedance state.
- 33. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
- 34. During this period, the I/Os are in output state and input signals must not be applied.





#### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[35]</sup>	Х	Х	X <sup>[35]</sup>	X <sup>[35]</sup>	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	L	Х	Х	X <sup>[35]</sup>	X <sup>[35]</sup>	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	X <sup>[35]</sup>	Х	Х	Н	Н	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data in (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Note 35. The 'X' (Don't care) state for the Chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62157EV18LL-55BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**







### Package Diagram



0.81

0.35

A1

A2

D

Е

D1

E1

MD

ME

n

Øb

еE

eD

SD

SE

0.16

0.25

8.00 BSC

6.00 BSC

5.25 BSC

3.75 BSC

8

6

48

0.30

0.75 BSC

0.75 BSC

0.375 BSC

0.375 BSC

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150

- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
- SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- A DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 3 "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

- \*\*\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

#### 51-85150 \*I



### Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
μA	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt





# **Document History Page**

Rev. ECN N	lo. Submission Date	Description of Change
** 20286	62 01/27/2004	New data sheet.
*A 29127	72 11/19/2004	Changed status from Advance Information to Preliminary. Updated Features:
		Updated description.
		Updated Operating Range:
		Updated Note 5 (Replaced "100 µs wait time" with "200 µs wait time").
		Updated Data Retention Characteristics:
		Changed maximum value of $I_{CCDR}$ parameter from 4 µA to 4.5 µA.
		Updated Switching Characteristics:
		Changed minimum value of t <sub>OHA</sub> parameter from 6 ns to 10 ns corresponding to both 35 and 45 ns speed bins.
		Changed maximum value of t <sub>DOE</sub> parameter from 15 ns to 18 ns corresponding to 35 n speed bin.
		Changed maximum value of t <sub>HZOE</sub> parameter from 12 ns to 15 ns corresponding to 35 speed bin.
		Changed maximum value of t <sub>HZOE</sub> parameter from 15 ns to 18 ns corresponding to 45 speed bin.
		Changed maximum value of t <sub>HZCE</sub> parameter from 12 ns to 18 ns corresponding to 35 speed bin.
		Changed maximum value of t <sub>HZCE</sub> parameter from 15 ns to 22 ns corresponding to 45 speed bin.
		Changed maximum value of t <sub>HZBE</sub> parameter from 12 ns to 15 ns corresponding to 35 speed bin.
		Changed maximum value of $t_{\text{HZBE}}$ parameter from 15 ns to 18 ns corresponding to 45 speed bin.
		Changed minimum value of t <sub>SCE</sub> parameter from 25 ns to 30 ns corresponding to 35 n speed bin.
		Changed minimum value of t <sub>SCE</sub> parameter from 40 ns to 35 ns corresponding to 45 n speed bin.
		Changed minimum value of t <sub>AW</sub> parameter from 25 ns to 30 ns corresponding to 35 ns specified.
		Changed minimum value of t <sub>AW</sub> parameter from 40 ns to 35 ns corresponding to 45 ns spetion.
		Changed minimum value of t <sub>BW</sub> parameter from 25 ns to 30 ns corresponding to 35 ns speed bin.
		Changed minimum value of t <sub>BW</sub> parameter from 40 ns to 35 ns corresponding to 45 ns speed bin.
		Changed minimum value of t <sub>SD</sub> parameter from 15 ns to 18 ns corresponding to 35 ns specified.
		Changed minimum value of t <sub>SD</sub> parameter from 20 ns to 22 ns corresponding to 45 ns spe bin.
		Changed maximum value of t <sub>HZWE</sub> parameter from 12 ns to 15 ns corresponding to 35 speed bin.
		speed bin.
		Changed maximum value of t <sub>HZWE</sub> parameter from 15 ns to 18 ns corresp



# Document History Page (continued)

Rev.	ECN No.	Submission Date	Description of Change
*В	444306	04/13/2006	Changed status from Preliminary to Final. Removed 'S ns Speed Bin related information in all instances across the document. Removed "L" from the part numbers across the document. Updated Pin Configuration: Updated Pin Configuration: Updated Figure 1 (Changed ball E3 from DNU to NC). Removed Note "DNU pins have to be left floating or tied to Vss to ensure proper applicatior and its reference. Updated Maximum Ratings: Updated Tatings corresponding to "Supply Voltage to Ground Potential", "DC Voltage Applied to Outputs in High Z State", "DC Input Voltage" (Replaced "2.4 V" with "2.45 V") Updated Electrical Characteristics: Changed typical value of I <sub>CC</sub> parameter from 16 mA to 18 mA corresponding to Test Condition 'f = f <sub>MAX</sub> = 1/t <sub>RC</sub> ". Changed maximum value of I <sub>CC</sub> parameter from 2.3 mA to 25 mA corresponding to Test Condition 'f = 1 MHz". Changed maximum value of I <sub>SB1</sub> parameter from 2.3 mA to 3 mA corresponding to Test Condition 'f = 1 MHz". Changed maximum value of I <sub>SB1</sub> parameter from 4.5 µA to 8 µA. Changed maximum value of I <sub>SB1</sub> parameter from 4.5 µA to 8 µA. Changed maximum value of I <sub>SB2</sub> parameter from 4.5 µA to 8 µA. Changed maximum value of I <sub>SB2</sub> parameter from 4.5 µA to 8 µA. Changed maximum value of I <sub>SB2</sub> parameter from 4.5 µA to 8 µA. Changed maximum value of I <sub>SB2</sub> parameter from 5.0 pF to 30 pF). Updated Values of $\Theta_{JA}$ , $\Theta_{JC}$ parameter from 4.5 µA to 3 µA. Changed minimum value of I <sub>CCDR</sub> parameter. Changed minimum value of I <sub>LCCR</sub> parameter. Changed minimum value of I <sub>LCCR</sub> parameter from 3.5 µA to 3 µA. Changed minimum value of I <sub>LCCR</sub> parameter from 3.5 µA to 3 µA. Changed minimum value of I <sub>LCCR</sub> parameter from 5.0 µC to 30 pF). Updated Switching Characteristics: Added 1 µA as typical value for I <sub>CCCR</sub> parameter from 5.0 µA. Changed minimum value of I <sub>LZCR</sub> parameter from 5.0 to 10 ns. Changed minimum value of I <sub>LZCR</sub> parameter from 6 ns to 10 ns. Changed minimum value of I <sub>LZCR</sub> parameter from 6 ns to 10 ns. Changed minimum value of I <sub>LZCR</sub> pa
*C	571786	12/01/2006	Removed 45 ns Speed Bin related information in all instances across the document. Added 55 ns Speed Bin related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*D	908120	04/04/2007	Updated Electrical Characteristics: Added Note 7 and referred the same note in I <sub>SB2</sub> parameter. Updated Switching Characteristics: Added Note 15 and referred the same note in "Parameter" column.



# Document History Page (continued)

Document Title: CY62157EV18 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05490					
Rev.	ECN No.	Submission Date	Description of Change		
*E	2934396	06/03/2010	Updated Switching Characteristics: Added Note 35 and referred the same note in "X" under $\overline{CE}_1$ and $CE_2$ columns. Updated Package Diagram: spec 51-85150 – Changed revision from *D to *E. Updated to new template.		
*F	3110053	12/14/2010	Changed Table Footnotes to Notes. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Updated Package Diagram: spec 51-85150 – Changed revision from *E to *F.		
*G	3243545	04/28/2011	Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.		
*H	3295175	06/29/2011	Updated Electrical Characteristics: Updated Note 7. Referred Note 7 in I <sub>SB1</sub> parameter. Updated Data Retention Characteristics: Added Note 10 and referred the same note in I <sub>CCDR</sub> parameter. Updated Truth Table: Updated Note 35.		
*	4102022	08/22/2013	Updated Switching Characteristics: Updated Note 15. Updated Package Diagram: spec 51-85150 – Changed revision from *F to *H. Updated to new template.		
*J	4384935	05/20/2014	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 8. Completing Sunset Review.		
*K	4576526	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.		
*L	5759379	06/01/2017	Updated Thermal Resistance values. Updated to new template. Completing Sunset Review.		
*М	6819840	02/28/2020	Updated Features: Updated Features: Updated description. Updated Product Portfolio: Updated all values of "Operating I <sub>CC</sub> " corresponding to "f = 1 MHz". Updated Electrical Characteristics: Updated all values of I <sub>CC</sub> parameter corresponding to "55 ns" and "f = 1 MHz". Updated Thermal Resistance: Updated values of $\Theta_{JA}$ , $\Theta_{JC}$ parameters corresponding to BGA package. Updated Data Retention Characteristics: Updated details in "Conditions" column and updated all values of I <sub>CCDR</sub> parameter. Updated Package Diagram: spec 51-85150 – Changed revision from *H to *I. Updated to new template.		



# Document History Page (continued)

Document Title: CY62157EV18 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05490				
Rev.	ECN No.	Submission Date	Description of Change	
*N	7023434	11/13/2020	Updated Switching Characteristics: Changed minimum value of $t_{WC}$ parameter from 45 ns to 55 ns. Changed minimum value of $t_{SCE}$ parameter from 35 ns to 40 ns. Changed minimum value of $t_{AW}$ parameter from 35 ns to 40 ns. Changed minimum value of $t_{PWE}$ parameter from 35 ns to 40 ns. Changed minimum value of $t_{BW}$ parameter from 35 ns to 40 ns. Changed minimum value of $t_{BW}$ parameter from 35 ns to 40 ns. Changed minimum value of $t_{BW}$ parameter from 35 ns to 40 ns.	



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

#### PSoC<sup>®</sup> Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use, its prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In events and described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable,

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

#### Document Number: 38-05490 Rev. \*N

Revised November 13, 2020

Page 21 of 21

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor.