

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 32-Mb (4M × 8-Bit/2M × 16-Bit), 3 V, Simultaneous Read/Write Flash

#### **Distinctive Characteristics**

#### **Architectural Advantages**

- Simultaneous Read/Write operations
  - Data can be continuously read from one bank while executing erase/program functions in another bank.
  - □ Zero latency between read and write operations
- Multiple bank architecture
  - ☐ Four bank architectures available (see Table 2 on page 15).
- Boot sectors
  - □ Top or bottom boot sector configurations available
  - □ Any combination of sectors can be erased
- Manufactured on 0.11 µm Process Technology
- Secured Silicon Region: Extra 256 byte sector
  - □ Factory locked and identifiable: 16 bytes available for secure, random factory Electronic Serial Number; verifiable as factory locked through autoselect function
  - □ Customer lockable: One-time programmable only. Once locked, data cannot be changed
- Zero power operation
  - □ Sophisticated power management circuits reduce power consumed during inactive periods to nearly zero.
- Compatible with JEDEC standards
  - □ Pinout and software compatible with single-power-supply flash standard

#### **Package Options**

- 48-ball Fine-pitch BGA
- 48-pin TSOP

#### **Performance Characteristics**

- High performance
  - Access time as fast as 60 ns
  - Program time: 6 μs/word typical using accelerated programming function
- Ultra low power consumption (typical values)
  - □ 2 mA active read current at 1 MHz

- □ 10 mA active read current at 5 MHz
- □ 200 nA in standby or automatic sleep mode
   Cycling endurance: 100K cycles per sector
- Data retention: 20 years typical

#### **Software Features**

- Supports Common Flash Memory Interface (CFI)
- Erase suspend/Erase resume
  - Suspends erase operations to read data from, or program data to, a sector that is not being erased, then resumes the erase operation.
- Data# polling and toggle bits
  - □ Provides a software method of detecting the status of program or erase operations
- Unlock bypass program command
  - Reduces overall programming time when issuing multiple program command sequences

#### **Hardware Features**

- Ready/Busy# output (RY/BY#)
  - Hardware method for detecting program or erase cycle completion
- Hardware reset pin (RESET#)
  - □ Hardware method of resetting the internal state machine to the read mode
- WP#/ACC input pin
  - □ Write protect (WP#) function protects the two outermost boot sectors regardless of sector protect status
  - □ Acceleration (ACC) function accelerates program timing
- Sector protection
  - ☐ Hardware method to prevent any program or erase operation within a sector
  - □ Temporary Sector Unprotect allows changing data in protected sectors in-system

Cypress Semiconductor Corporation
Document Number: 002-00857 Rev. \*J



# **General Description**

The S29JL032J is a 32 Mb, 3.0 volt-only flash memory device, organized as 2.097.152 words of 16 bits each or 4.194.304 bytes of 8 bits each. Word mode data appears on DQ15–DQ0; byte mode data appears on DQ7–DQ0. The device is designed to be programmed in-system with the standard 3.0 volt  $V_{CC}$  supply, and can also be programmed in standard EPROM programmers. The device is available with an access time of 60, or 70 ns and is offered in a 48-ball FBGA or a 48-pin TSOP package. Standard control pins—chip enable (CE#), write enable (WE#), and output enable (OE#)—control normal read and write operations, and avoid bus contention issues. The device requires only a single 3.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.



## **Contents**

Disti	nctive Characteristics	. 1
Gen	eral Description	. 2
1. with 1.1	Simultaneous Read/Write Operations Zero Latency S29JL032J Features	
2.	Product Selector Guide	. 5
<b>3.</b> 3.1 3.2	Block Diagram 4-Bank Device 2-Bank Device	. 5
<b>4.</b> 4.1 4.2	Connection Diagrams 48-pin TSOP Package 48-ball FBGA Package	. 7
5.	Pin Description	. 8
6.	Logic Symbol	. 9
7.	Ordering Information	10
8.	Device Bus Operations	12
8.1	Word/Byte Configuration	12
8.2	Requirements for Reading Array Data	13
8.3	Writing Commands/Command Sequences	13
8.4	Simultaneous Read/Write Operations	
	with Zero Latency	14
8.5	Standby Mode	14
8.6	Automatic Sleep Mode	14
8.7	RESET#: Hardware Reset Pin	14
8.8	Output Disable Mode	15
8.9	Autoselect Mode	20
8.10	Boot Sector/Sector Block	
	Protection and Unprotection	21
8.11	Write Protect (WP#)	
	Temporary Sector Unprotect	
	Secured Silicon Region	
	Hardware Data Protection	
9.	Common Flash Memory Interface (CFI)	
10.	Command Definitions	
10.1		30
10.1	Reset Command	
	Autoselect Command Sequence	31
	Enter Secured Silicon Region/	01
10.4	Exit Secured Silicon Region Command Sequence	31
10.5	Byte/Word Program Command Sequence	31
	· · · · · · · · · · · · · · · · · · ·	33
	Sector Erase Command Sequence	
	Erase Suspend/Erase Resume Commands	
10.0	Liase Guspenu/Liase Nesume Commands	J

11.	Write Operation Status	37
	DQ7: Data# Polling	
	RY/BY#: Ready/Busy#	
	DQ6: Toggle Bit I	
	DQ2: Toggle Bit II	
	Reading Toggle Bits DQ6/DQ2	
	DQ5: Exceeded Timing Limits	
11.7	DQ3: Sector Erase Timer	42
12.	Absolute Maximum Ratings	43
13.	Operating Ranges	44
14.	DC Characteristics	44
14.1	CMOS Compatible	44
14.2	Zero-Power Flash	45
15.	Test Conditions	47
16.	Key To Switching Waveforms	47
17.	AC Characteristics	48
17.1	Read-Only Operations	
	Hardware Reset (RESET#)	
	Word/Byte Configuration (BYTE#)	
17.4	Erase and Program Operations	51
	Temporary Sector Unprotect	55
17.6	Alternate CE# Controlled Erase	
	and Program Operations	56
18.	Data Integrity	58
18.1	Erase Endurance	58
	Data Retention	
19.	Erase and Programming Performance	59
20.	Pin Capacitance	59
21.	Physical Dimensions	60
21.1	TS 048—48-Pin TSOP	
21.2	VBK048—48-Pin FBGA	
22.	Document History	
	ument History Page	
	s, Solutions, and Legal Information	
	Worldwide Sales and Design Support	
	Products	
	USA( '(P) Salutions (	วร์
	PSoC® Solutions	
	Cypress Developer Community	65



## 1. Simultaneous Read/Write Operations with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into separate banks (see Table 2 on page 15). Sector addresses are fixed, system software can be used to form user-defined bank groups.

During an Erase/Program operation, any of the non-busy banks may be read from. *Note that only two banks can operate simultaneously.* The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from the other bank, with zero latency. This releases the system from waiting for the completion of program or erase operations.

The S29JL032J can be organized with either a top or bottom boot sector configuration.

#### 1.1 S29JL032J Features

The **Secured Silicon Region** is an extra 256 byte sector capable of being permanently locked by the customer. The Secured Silicon Customer Indicator Bit (DQ6) is permanently set to 1 if the part has been locked and is 0 if lockable.

Customers may utilize the Secured Silicon Region as bonus space, reading and writing like any other flash sector, or may permanently lock their own code there.

The device offers complete compatibility with the **JEDEC 42.4 single-power-supply Flash command set standard**. Commands are written to the command register using standard microprocessor write timings. Reading data out of the device is similar to reading from other Flash or EPROM devices.

The host system can detect whether a program or erase operation is complete by using the device **status bits:** RY/BY# pin, DQ7 (Data# Polling) and DQ6/DQ2 (toggle bits). After a program or erase cycle has been completed, the device automatically returns to the read mode.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

**Hardware data protection** measures include a low V<sub>CC</sub> detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The Erase Suspend/Erase Resume feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. If a read is needed from the Secured Silicon Region area (One Time Program area) after an erase suspend, then the user must use the proper command sequence to enter and exit this region.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both modes.




## 2. Product Selector Guide

	Part Number	S29JL03	2J
Speed Option	Standard Voltage Range: V <sub>CC</sub> = 3.0–3.6 V	60	
Speed Option	Standard Voltage Range: V <sub>CC</sub> = 2.7–3.6 V		70
Max Access Time (ns), t <sub>ACC</sub>		60	70
CE# Access (ns), t <sub>CE</sub>		60	70
OE# Access (ns), t <sub>OE</sub>		25	30


# 3. Block Diagram

# 3.1 4-Bank Device






## 3.2 2-Bank Device






# 4. Connection Diagrams

# 4.1 48-pin TSOP Package



## 4.2 48-ball FBGA Package






# 5. Pin Description

A20-A0	21 Address Pins
DQ14-DQ0	15 Data Inputs/Outputs (x16-only devices)
DQ15/A-1	DQ15 (Data Input/Output, word mode), A-1 (LSB Address Input, byte mode)
CE#	Chip Enable, Active Low
OE#	Output Enable, Active Low
WE#	Write Enable, Active Low
WP#/ACC	Hardware Write Protect/Acceleration Pin.
RESET#	Hardware Reset Pin, Active Low
BYTE#	Selects 8-bit or 16-bit mode, Active Low
RY/BY#	Ready/Busy Output, Active Low
V <sub>CC</sub>	3.0 volt-only single power supply (see Section 2. Product Selector Guide on page 5 for speed options and voltage supply tolerances)
V <sub>SS</sub>	Device Ground
NC	Not Connected – No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a Printed Circuit Board (PCB).




# 6. Logic Symbol





# 7. Ordering Information

The order number (Valid Combination) is formed by the following:



S29JL032J

3.0 Volt-only, 32-Mb (2M x 16-Bit/4M x 8-Bit) Simultaneous Read/Write Flash

Memory

Manufactured on 110 nm process technology

#### Valid Combinations — Standard

S29JL032J Valid Combinations									
Device Number/ Description Speed (ns) Package Type Range Ordering Options Packing Type Package Description									
S29JL032J	60. 70	TF	1	01, 02, 21, 22, 31, 32, 41, 42	0, 3[1]	TS048	TSOP		
329310323	60, 70	BH	1	31, 32	0, 3	VBK048	FBGA		

#### Note

<sup>1.</sup> Type 0 is standard. Specify others as required.



#### Valid Combinations — Automotive Grade / AEC-Q100

The table below lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.

S29JL032J Valid Combinations - Automotive									
Device Number	Device Number Speed (ns) Package Type and Material Range Number Packing Type Package Description								
S29JL032J	70	TF	Α	01	0, 3	TSOP			



## 8. Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. S29JL032J Device Bus Operations

					WP#/	Addresses <sup>[1]</sup>	DQ18	5–DQ8	
Operation	CE#	OE#	WE#	RESET#	ACC	Addresses	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>	DQ7-DQ0
Read	L	L	Н	Н	L/H	A <sub>IN</sub>	D <sub>OUT</sub>	DQ14-DQ8 =	D <sub>OUT</sub>
Write	L	Н	L	Н	Note [4]	A <sub>IN</sub>	D <sub>IN</sub>	High-Z, DQ15 = A-1	D <sub>IN</sub>
Standby	V <sub>CC</sub> ± 0.3V	Х	Х	V <sub>CC</sub> ± 0.3V	L/H	Х	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	L/H	Х	High-Z	High-Z	High-Z
Reset	Х	Х	Х	L	L/H	Х	High-Z	High-Z	High-Z
Sector Protect <sup>[3]</sup>	L	Н	L	V <sub>ID</sub>	L/H	SA, A6 = L, A1 = H, A0 = L	Х	Х	D <sub>IN</sub>
Sector Unprotect <sup>[3]</sup>	L	Н	L	V <sub>ID</sub>	Note [4]	SA, A6 = H, A1 = H, A0 = L	Х	Х	D <sub>IN</sub>
Temporary Sector Unprotect	Х	Х	Х	V <sub>ID</sub>	Note [4]	A <sub>IN</sub>	D <sub>IN</sub>	High-Z	D <sub>IN</sub>

#### Legend

L = Logic Low = V<sub>IL</sub>

 $H = Logic High = V_{IH}$ 

 $V_{ID} = 8.5 - 12.5V$ 

 $V_{HH} = 9.0 \pm 0.5 V$ 

X = Don't Care

SA = Sector Address

A<sub>IN</sub> = Address In

D<sub>IN</sub> = Data In

D<sub>OUT</sub> = Data Out

#### Notes

- 2. Addresses are A20:A0 in word mode (BYTE# =  $V_{IH}$ ), A20:A-1 in byte mode (BYTE# =  $V_{IL}$ ).
- 3. The sector protect and sector unprotect functions may also be implemented via programming equipment. See Section 8.10 Boot Sector/Sector Block Protection and Unprotection on page 21.
- 4. If WP#/ACC = V<sub>IL</sub>, the two outermost boot sectors remain protected. If WP#/ACC = V<sub>IH</sub>, protection on the two outermost boot sectors depends on whether they were last protected or unprotected using the method described in Boot Sector/Sector Block Protection and Unprotection. If WP#/ACC = V<sub>IH</sub>, all sectors will be unprotected.

# 8.1 Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE# pin is set at logic '1', the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ7–DQ0 are active and controlled by CE# and OE#. The data I/O pins DQ14–DQ8 are tristated, and the DQ15 pin is used as an input for the LSB (A-1) address function.



## 8.2 Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to  $V_{IL}$ . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at  $V_{IH}$ . The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered.

Refer to the Section 17.1 Read-Only Operations on page 48 for timing specifications and to Figure 12 on page 48 for the timing diagram. I<sub>CC1</sub> in Section 14. DC Characteristics on page 44 represents the active current specification for reading array data.

## 8.3 Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$ .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. Refer to Section 8.1 Word/Byte Configuration on page 12 for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. Section 10.5 Byte/Word Program Command Sequence on page 31 has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 3 on page 16 and Table 4 on page 18 indicate the address space that each sector occupies. Similarly, a "sector address" is the address bits required to uniquely select a sector. Section 10. Command Definitions on page 30 has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

The device address space is divided into four banks. A "bank address" is the address bits required to uniquely select a bank.

 $I_{CC2}$  in the DC Characteristics table represents the active current specification for the write mode. Section 17. AC Characteristics on page 48 contains timing specification tables and timing diagrams for write operations.

## 8.3.1 Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC pin. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing  $V_{HH}$  from the WP#/ACC pin returns the device to normal operation. Note that  $V_{HH}$  must not be asserted on WP#/ACC for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result. See Section 8.11 Write Protect (WP#) on page 23 for related information.

#### 8.3.2 Autoselect Functions

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ15–DQ0. Standard read cycle timings apply in this mode. Refer to Section 8.9 Autoselect Mode on page 20 and Section 10.3 Autoselect Command Sequence on page 31 for more information.



## 8.4 Simultaneous Read/Write Operations with Zero Latency

This device is capable of reading data from one bank of memory while programming or erasing in another bank of memory. An erase operation may also be suspended to read from or program to another location within the same bank (except the sector being erased). Figure 17 on page 53 shows how read and write cycles may be initiated for simultaneous operation with zero latency. I<sub>CC6</sub> and I<sub>CC7</sub> in Section 14. DC Characteristics on page 44 represent the current specifications for read-while-program and read-while-erase, respectively.

## 8.5 Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at  $V_{CC} \pm 0.3V$ . Note that this is a more restricted voltage range than  $V_{IH}$ . If CE# and RESET# are held at  $V_{IH}$ , but not within  $V_{CC} \pm 0.3V$ , the device will be in the standby mode, but the standby current will be greater. The device requires standard access time ( $t_{CE}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

I<sub>CC3</sub> in Section 14. DC Characteristics on page 44 represents the standby current specification.

## 8.6 Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC}$  + 30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.  $I_{CC5}$  in DC Characteristics represents the automatic sleep mode current specification.

#### 8.7 RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/ write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS}\pm0.3V$ , the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS}\pm0.3V$ , the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of  $t_{READY}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of  $t_{READY}$  (not during Embedded Algorithms). The system can read data  $t_{RH}$  after the RESET# pin returns to  $V_{IH}$ .

Refer to Section 17.2 Hardware Reset (RESET#) on page 49 for RESET# parameters and to Figure 13 on page 49 for the timing diagram.



# 8.8 Output Disable Mode

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins are placed in the high impedance state.

#### Table 2. S29JL032J Bank Architecture

Device Model		Bank 1	Bank 2		Bank 3		Bank 4	
Number	Mb	Sector Size	Mb	Sector Size	Mb	Sector Size	Mb	Sector Size
01, 02	4 Mb	Eight 8 KB/ 4 kword, seven 64 KB/ 32 kword	12 Mb	Twenty-four 64 KB/ 32 kword	12 Mb	Twenty-four 64 KB/ 32 kword	4 Mb	Eight 64 KB/ 32 kword

Device Model		Bank 1	Bank 2		
Number	Mbs	Sector Size	Mb	Sector Size	
21, 22	4 Mb	Eight 8 KB/4 kword, seven 64 KB/32 kword	28 Mb	Fifty-six 64 KB/32 kword	
31, 32	31, 32 8 Mb Eight 8 KB/4 kword, fifteen 64 KB/32 kword		24 Mb	Forty-eight 64 KB/32 kword	
41, 42	16 Mb	Eight 8 KB/4 kword, thirty-one 64 KB/32 kword	16 Mb	Thirty-two 64 KB/32 kword	



Table 3. S29JL032J Sector Addresses - Top Boot Devices

S29JL032J (Model 41)	S29JL032J (Model 31)	S29JL032J (Model 21)	S29JL032J (Model 01)	Sector	Sector Address A20–A12	Sector Size (KB/kwords)	(x8) Address Range	(x16) Address Range		
				SA0	000000xxx	64/32	000000h-00FFFFh	000000h-07FFFh		
				SA1	000001xxx	64/32	010000h-01FFFFh	008000h-0FFFFh		
				SA2	000010xxx	64/32	020000h-02FFFFh	010000h-17FFFh		
			Bank 4	SA3	000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh		
			Bar	SA4	000100xxx	64/32	040000h-04FFFFh	020000h-027FFFh		
				SA5	000101xxx	64/32	050000h-05FFFFh	028000h-02FFFFh		
				SA6	000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh		
				SA7	000111xxx	64/32	070000h-07FFFh	038000h-03FFFFh		
				SA8	001000xxx	64/32	080000h-08FFFFh	040000h-047FFFh		
				SA9	001001xxx	64/32	090000h-09FFFFh	048000h-04FFFFh		
				SA10	001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFFh		
				SA11	001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh		
				SA12	001100xxx	64/32	0C0000h-0CFFFFh	060000h-067FFh		
				SA13	001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh		
				SA14	001110xxx	64/32	0E0000h-0EFFFFh	070000h-077FFFh		
¥ 2	¥ 2	Bank 2		SA15	001111xxx	64/32	0F0000h-0FFFFh	078000h-07FFFFh		
Bank	Bank	Вап				SA16	010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh
				SA17	010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh		
				SA18	010010xxx	64/32	120000h-12FFFFh	090000h-097FFFh		
			Bank 3	SA19	010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh		
			Ban	SA20	010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh		
				SA21	010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh		
				SA22	010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh		
				SA23	010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh		
				SA24	011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFh		
				SA25	011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh		
				SA26	011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh		
				SA27	011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh		
				SA28	011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh		
				SA29	011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh		
				SA30	011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFFh		
				SA31	011111xxx	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFFh		



Table 3. S29JL032J Sector Addresses - Top Boot Devices (Continued)

S29JL032J (Model 41)	S29JL032J (Model 31)	S29JL032J (Model 21)	S29JL032J (Model 01)	Sector	Sector Address A20–A12	Sector Size (KB/kwords)	(x8) Address Range	(x16) Address Range		
				SA32	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh		
				SA33	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh		
				SA34	100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh		
				SA35	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh		
				SA36	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh		
	ਓ			SA37	100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh		
	Bank 2 (continued)			SA38	100110xxx	64/32	260000h-26FFFFh	130000h-137FFFh		
	onti			SA39	100111xxx	64/32	270000h-27FFFFh	138000h-13FFFFh		
	2 (c			SA40	101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh		
	ank	<u> </u>		SA41	101001xxx	64/32	290000h-29FFFFh	148000h-14FFFFh		
	ω	une		SA42	101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh		
		Bank 2 (continued)	Bank 2	SA43	101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh		
		2 (c	Вап	SA44	101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh		
		ank		SA45	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh		
		ă		SA46	101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh		
				SA47	101111xxx	64/32	2F0000h-2FFFFFh	178000h-17FFFFh		
				SA48	110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh		
				SA49	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh		
-				SA50	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh		
Bank 1						SA51	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
ä				SA52	110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh		
				SA53	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh		
				SA54	110110xxx	64/32	360000h-36FFFFh	1B0000h-1BFFFFh		
				SA55	110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh		
				SA56	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh		
				SA57	111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh		
	-			SA58	111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1DFFFFh		
	ank			SA59	111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh		
	ď			SA60	111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh		
		Bank 1		SA61	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh		
			-	SA62	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh		
			Bank 1	SA63	111111000	8/4	3F0000h-3F1FFFh	1F8000h-1F8FFFh		
			ă	SA64	111111001	8/4	3F2000h-3F3FFFh	1F9000h-1F9FFFh		
				SA65	111111010	8/4	3F4000h-3F5FFFh	1FA000h-1FAFFFh		
				SA66	111111011	8/4	3F6000h-3F7FFFh	1FB000h-1FBFFFh		
				SA67	111111100	8/4	3F8000h-3F9FFFh	1FC000h-1FCFFFh		
				SA68	111111101	8/4	3FA000h-3FBFFFh	1FD000h-1FDFFFh		
				SA69	111111110	8/4	3FC000h-3FDFFFh	1FE000h-1FEFFFh		
				SA70	111111111	8/4	3FE000h-3FFFFFh	1FF000h-1FFFFFh		



Table 4. S29JL032J Sector Addresses - Bottom Boot Devices

6	6	6	3					
S29JL032J (Model 42)	S29JL032J (Model 32)	S29JL032J (Model 22)	S29JL032J (Model 02)	Sector	Sector Address A20–A12	Sector Size (KB/kwords)	(x8) Address Range	(x16) Address Range
				SA0	000000000	8/4	000000h-001FFFh	000000h-000FFFh
				SA1	00000001	8/4	002000h-003FFFh	001000h-001FFFh
				SA2	00000010	8/4	004000h-005FFFh	002000h-002FFFh
				SA3	00000011	8/4	006000h-007FFFh	003000h-003FFFh
				SA4	00000100	8/4	008000h-009FFFh	004000h-004FFFh
				SA5	00000101	8/4	00A000h-00BFFFh	005000h-005FFFh
		-	-	SA6	000000110	8/4	00C000h-00DFFFh	006000h-006FFFh
		Bank	Bank	SA7	000000111	8/4	00E000h-00FFFFh	007000h-007FFFh
		ď	ď	SA8	000001xxx	64/32	010000h-01FFFFh	008000h-00FFFFh
				SA9	000010xxx	64/32	020000h-02FFFFh	010000h-017FFFh
	_			SA10	000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
	Bank			SA11	000100xxx	64/32	040000h-04FFFFh	020000h-027FFFh
	ä			SA12	000101xxx	64/32	050000h-05FFFFh	028000h-02FFFFh
				SA13	000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh
				SA14	000111xxx	64/32	070000h-07FFFFh	038000h-03FFFFh
				SA15	001000xxx	64/32	080000h-08FFFFh	040000h-047FFFh
				SA16	001001xxx	64/32	090000h-09FFFFh	048000h-04FFFFh
				SA17	001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFFh
_				SA18	001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
Bank 1				SA19	001100xxx	64/32	0C0000h-0CFFFFh	060000h-067FFh
Ö				SA20	001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
				SA21	001110xxx	64/32	0E0000h-0EFFFFh	070000h-077FFFh
				SA22	001111xxx	64/32	0F0000h-0FFFFh	078000h-07FFFFh
				SA23	010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh
				SA24	010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh
				SA25	010010xxx	64/32	120000h-12FFFFh	090000h-097FFFh
		k 2	k 2	SA26	010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh
		Bank 2	Bank	SA27	010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
				SA28	010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
				SA29	010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
	k 2			SA30	010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
	Bank 2			SA31	011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFh
				SA32	011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
				SA33	011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
				SA34	011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
				SA35	011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFFh
				SA36	011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
				SA37	011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFFh
				SA38	011111xxx	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFh



Table 4. S29JL032J Sector Addresses - Bottom Boot Devices (Continued)

S29JL032J (Model 42)	S29JL032J (Model 32)	S29JL032J (Model 22)	S29JL032J (Model 02)	Sector	Sector Address A20–A12	Sector Size (KB/kwords)	(x8) Address Range	(x16) Address Range
				SA39	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh
				SA40	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
				SA41	100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh
				SA42	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
				SA43	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
				SA44	100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
				SA45	100110xxx	64/32	260000h-26FFFFh	130000h-137FFFh
				SA46	100111xxx	64/32	270000h-27FFFh	138000h-13FFFFh
				SA47	101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
				SA48	101001xxx	64/32	290000h-29FFFFh	148000h-14FFFFh
				SA49	101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
			k 3	SA50	101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
			Bank	SA51	101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh
	ਰ	<del>(</del>		SA52	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
	une	Bank 2 (continued)		SA53	101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
Bank 2	Bank 2 (continued)	onti		SA54	101111xxx	64/32	2F0000h-2FFFFh	178000h-17FFFFh
Bar	2 (c	2 (c		SA55	110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
	ank	ank		SA56	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
	ω.	В		SA57	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
				SA58	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
				SA59	110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
				SA60	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
				SA61	110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
				SA62	110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
				SA63	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
				SA64	111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
				SA65	111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
			k 4	SA66	111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
			Bank	SA67	111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh
				SA68	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
				SA69	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
				SA70	111111xxx	64/32	3F0000h-3F1FFFh	1F8000h-1FFFFFh



#### 8.9 Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires  $V_{\rm ID}$  on address pin A9. Address pins must be as shown in Table 5. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits. Table 5 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0. However, the autoselect codes can also be accessed insystem through the command register, for instances when the S29JL032J is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 13 on page 35. Note that if a Bank Address (BA) on address bits A20, A19 and A18 is asserted during the third write cycle of the autoselect command, the host system can read autoselect data from that bank and then immediately read array data from another bank, without exiting the autoselect mode.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 13 on page 35. This method does not require  $V_{\text{ID}}$ . Refer to Section 10.3 Autoselect Command Sequence on page 31 for more information.

Table 5. S29JL032J Autoselect Codes (High Voltage Method)

	Description				A20	A11		A8		A5					DQ15	to DQ8	DQ7
I			OE#	WE#	to A12	to A10			to A6		A3	A2	A1	A0	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>	to DQ0
	Manufacturer ID: Cypress Products		L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	L	L	L	L	Х	Х	01h
02)	Read Cycle 1								L		L	L	L	Н	22h		7Eh
e □ 0,10	Read Cycle 2							X	L		Н	Н	Н	L	22h		0Ah
Device ID (Models 01,	Read Cycle 3	L	L	Н	BA	Х	V <sub>ID</sub>		L	Х	Н	Н	Н	Н	22h	Х	00h (bottom boot) 01h (top boot)
	Device ID (Models 21, 22)		L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	Х	Х	L	Н	22h	Х	56h (bottom boot) 55h (top boot)
Device (Mod	ce ID els 31, 32)	L	L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	Х	Х	L	Н	22h	Х	53h (bottom boot) 50h (top boot)
Device (Mod	ce ID els 41, 42)	L	L	Н	ВА	Х	V <sub>ID</sub>	Х	L	Х	Х	Х	L	Н	22h	Х	5Fh (bottom boot) 5Ch (top boot)
	Sector Protection Verification		L	Н	SA	Х	V <sub>ID</sub>	Х	L	Х	L	L	Н	L	Х	Х	01h (protected), 00h (unprotected)
Secured Silicon Indicator Bit (DQ6, DQ7)		L	L	Н	ВА	x	V <sub>ID</sub>	x	L	x	L	L	Н	Н	х	×	82h (Factory Locked), 42h (Customer Locked), 02h (Not Locked)

#### Legend

 $L = Logic Low = V_{IL}$ 

H = Logic High = V<sub>IH</sub>

BA = Bank Address

SA = Sector Address

X = Don't care.



## 8.10 Boot Sector/Sector Block Protection and Unprotection

Note: For the following discussion, the term "sector" applies to both boot sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Table 6).

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Sector protection/unprotection can be implemented via two methods.

Table 6. S29JL032J Boot Sector/Sector Block Addresses for Protection/Unprotection (Top Boot Devices)

Sector	A20-A12	Sector/ Sector Block Size
SA0	000000XXX	64 KB
SA1-SA3	000001XXX 000010XXX 000011XXX	192 (3X64) KB
SA4-SA7	0001XXXXX	256 (4X64) KB
SA8-SA11	0010XXXXX	256 (4X64) KB
SA12-SA15	0011XXXXX	256 (4X64) KB
SA16-SA19	0100XXXXX	256 (4X64) KB
SA20-SA23	0101XXXXX	256 (4X64) KB
SA24-SA27	0110XXXXX	256 (4X64) KB
SA28-SA31	0111XXXXX	256 (4X64) KB
SA32-SA35	1000XXXXX	256 (4X64) KB
SA36-SA39	1001XXXXX	256 (4X64) KB
SA40-SA43	1010XXXXX	256 (4X64) KB
SA44-SA47	1011XXXXX	256 (4X64) KB
SA48-SA51	1100XXXXX	256 (4X64) KB
SA52-SA55	1101XXXXX	256 (4X64) KB
SA56-SA59	1110XXXXX	256 (4X64) KB
SA60-SA62	111100XXX 111101XXX 111110XXX	192 (3X64) KB
SA63	111111000	8 KB
SA64	111111001	8 KB
SA65	111111010	8 KB
SA66	111111011	8 KB
SA67	111111100	8 KB
SA68	111111101	8 KB
SA69	11111110	8 KB
SA70	11111111	8 KB



Table 7. S29JL032J Sector/Sector Block Addresses for Protection/Unprotection (Bottom Boot Devices)

Sector	A20-A12	Sector/ Sector Block Size
SA70	111111XXX	64 KB
	111110XXX	
SA69-SA67	111101XXX	192 (3X64) KB
	111100XXX	
SA66-SA63	1110XXXXX	256 (4X64) KB
SA62-SA59	1101XXXXX	256 (4X64) KB
SA58-SA55	1100XXXXX	256 (4X64) KB
SA54-SA51	1011XXXXX	256 (4X64) KB
SA50-SA47	1010XXXXX	256 (4X64) KB
SA46-SA43	1001XXXXX	256 (4X64) KB
SA42-SA39	1000XXXXX	256 (4X64) KB
SA38-SA35	0111XXXXX	256 (4X64) KB
SA34-SA31	0110XXXXX	256 (4X64) KB
SA30-SA27	0101XXXXX	256 (4X64) KB
SA26-SA23	0100XXXXX	256 (4X64) KB
SA22-SA19	0011XXXXX	256 (4X64) KB
SA18-SA15	0010XXXXX	256 (4X64) KB
SA14-SA11	0001XXXXX	256 (4X64) KB
	000011XXX	
SA10-SA8	000010XXX	192 (3X64) KB
	000001XXX	
SA7	00000111	8 KB
SA6	00000110	8 KB
SA5	00000101	8 KB
SA4	00000100	8 KB
SA3	00000011	8 KB
SA2	00000010	8 KB
SA1	00000001	8 KB
SA0	00000000	8 KB

Sector Protect/Sector Unprotect requires  $V_{ID}$  on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 on page 24 shows the algorithms and Figure 17.4 on page 56 shows the timing diagram. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle. *Note that the sector unprotect algorithm unprotects all sectors in parallel*. All previously protected sectors must be individually re-protected. To change data in protected sectors efficiently, the temporary sector unprotect function is available. See Section 8.12 Temporary Sector Unprotect on page 23.

The device is shipped with all sectors unprotected. Optional Cypress programming service enable programming and protecting sectors at the factory prior to shipping the device. Contact your local sales office for details.

It is possible to determine whether a sector is protected or unprotected. See Section 8.9 Autoselect Mode on page 20 for details.



#### 8.11 Write Protect (WP#)

The Write Protect function provides a hardware method of protecting certain boot sectors without using  $V_{\text{ID}}$ . This function is one of two provided by the WP#/ACC pin.

If the system asserts  $V_{IL}$  on the WP#/ACC pin, the device disables program and erase functions in the two outermost 8 KB boot sectors independently of whether those sectors were protected or unprotected using the method described in Section 8.10 Boot Sector/Sector Block Protection and Unprotection on page 21. The two outermost 8 KB boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-configured device.

If the system asserts V<sub>IH</sub> on the WP#/ACC pin, the device reverts to whether the two outermost 8K Byte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in Section 8.10 Boot Sector/Sector Block Protection and Unprotection on page 21.

Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Table 8. WP#/ACC Modes


WP# Input Voltage	Device Mode
V <sub>IL</sub>	Disables programming and erasing in the two outermost boot sectors
V <sub>IH</sub>	Enables programming and erasing in the two outermost boot sectors, dependent on whether they were last protected or unprotected
$V_{HH}$	Enables accelerated programming (ACC). See Section 8.3.1 Accelerated Program Operation on page 13.

#### 8.12 Temporary Sector Unprotect

Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Table 6 on page 21 and Table 7 on page 22).

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Temporary Sector Unprotect mode is activated by setting the RESET# pin to  $V_{ID}$ . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once  $V_{ID}$  is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 1 on page 23 shows the algorithm, and Figure 17.3 on page 55 shows the timing diagrams, for this feature. If the WP#/ACC pin is at  $V_{IL}$ , the two outermost boot sectors will remain protected during the Temporary sector Unprotect mode.

Figure 1. Temporary Sector Unprotect Operation



#### Notes

- 5. All protected sectors unprotected (If WP#/ACC = V<sub>IL</sub>, the outermost two boot sectors will remain protected).
- 6. All previously protected sectors are protected once again.






Figure 2. In-System Sector Protect/Unprotect Algorithms



## 8.13 Secured Silicon Region

The Secured Silicon Region feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Region is 256 bytes in length, and may shipped unprotected, allowing customers to utilize that sector in any manner they choose, or may shipped locked at the factory (upon customer request). The Secured Silicon Indicator Bit data will be 82h if factory locked, 42h if customer locked, or 02h if neither. Refer to Table 5 on page 20 for more details.

The system accesses the Secured Silicon through a command sequence (see Section 10.4 Enter Secured Silicon Region/Exit Secured Silicon Region Command Sequence on page 31). After the system has written the Enter Secured Silicon Region command sequence, it may read the Secured Silicon Region by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit Secured Silicon Region command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the first 256 bytes of Sector 0. *Note that the ACC function and unlock bypass modes are not available when the Secured Silicon Region is enabled.* 

## 8.13.1 Factory Locked: Secured Silicon Region Programmed and Protected At the Factory

In a factory locked device, the Secured Silicon Region is protected when the device is shipped from the factory. The Secured Silicon Region cannot be modified in any way. The device is preprogrammed with both a random number and a secure ESN. The 8-word random number is at addresses 000000h-000007h in word mode (or 000000h-00000Fh in byte mode). The secure ESN is programmed in the next 8 words at addresses 000008h-00000Fh (or 000010h-00001Fh in byte mode). The device is available preprogrammed with one of the following:

- A random, secure ESN only
- Customer code through Cypress programming services
- Both a random, secure ESN and customer code through Cypress programming services

Contact an your local sales office for details on using Cypress programming services.

# 8.13.2 Customer Lockable: Secured Silicon Region NOT Programmed or Protected At the Factory

If the security feature is not required, the Secured Silicon Region can be treated as an additional Flash memory space. The Secured Silicon Region can be read any number of times, but can be programmed and locked only once. Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the Secured Silicon Region.

- Write the three-cycle Enter Secured Silicon Region command sequence, and then follow the insystem sector protect algorithm as shown in Figure 2 on page 24, except that RESET# may be at either V<sub>IH</sub> or V<sub>ID</sub>. This allows in-system protection of the Secured Silicon Region without raising any device pin to a high voltage. *Note that this method is only applicable to the Secured Silicon Region*.
- To verify the protect/unprotect status of the Secured Silicon Region, follow the algorithm shown in Figure 3 on page 26.

Once the Secured Silicon Region is locked and verified, the system must write the Exit Secured Silicon Region command sequence to return to reading and writing the remainder of the array. The Secured Silicon Region lock must be used with caution since, once locked, there is no procedure available for unlocking the Secured Silicon Region area and none of the bits in the Secured Silicon Region memory space can be modified in any way.






Figure 3. Secured Silicon Region Protect Verify

#### 8.14 Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 13 on page 35 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{CC}$  power-up and power-down transitions, or from system noise.

#### 8.14.1 Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read mode. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

#### 8.14.2 Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

#### 8.14.3 Logical Inhibit

Write cycles are inhibited by holding any one of OE# =  $V_{IL}$ , CE# =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

#### 8.14.4 Power-Up Write Inhibit

If WE# = CE# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.



## 9. Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in Table 9. To terminate reading CFI data, the system must write the reset command. The CFI Query mode is not accessible when the device is executing an Embedded Program or embedded Erase algorithm.

The system can also write the CFI query command when the device is in the autoselect mode via the command register only (high voltage method does not apply). The device enters the CFI query mode, and the system can read CFI data at the addresses given in Table 9. The system must write the reset command to return to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100. Contact your local sales office for copies of these documents.

Table 9. CFI Query Identification String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description					
10h	20h	0051h	Query Unique ASCII string "QRY"					
11h	22h	0052h						
12h	24h	0059h						
13h 14h	26h 0002h 28h 0000h		Primary OEM Command Set					
15h	2Ah	0040h	Address for Primary Extended Table					
16h	2Ch	0000h						
17h	2Eh	0000h	Alternate OEM Command Set (00h = none exists)					
18h	30h	0000h						
19h	32h	0000h	Address for Alternate OEM Extended Table (00h = none exists)					
1Ah	34h	0000h						

Table 10. System Interface String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
1Bh	36h	0027h	V <sub>CC</sub> Min. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Ch	1Ch 38h 0036h		V <sub>CC</sub> Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	3Ah	0000h	V <sub>PP</sub> Min. voltage (00h = no V <sub>PP</sub> pin present)
1Eh	3Ch	0000h	V <sub>PP</sub> Max. voltage (00h = no V <sub>PP</sub> pin present)
1Fh	3Eh	0003h	Typical timeout per single byte/word write 2 <sup>N</sup> μs
20h	40h	0000h	Typical timeout for Min. size buffer write 2 <sup>N</sup> µs (00h = not supported)
21h	42h	0009h	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	44h	000Fh	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	46h	0004h	Max. timeout for byte/word write 2 <sup>N</sup> times typical
24h	48h	0000h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	4Ah	0004h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	4Ch	0000h	Max. timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)



**Table 11. Device Geometry Definition** 

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description						
27h	4Eh	0016h	Device Size = 2 <sup>N</sup> byte						
28h	50h	0002h	Flash Device Interface description (refer to CFI publication 100)						
29h	52h	0000h							
2Ah 2Bh	54h 0000h 56h 0000h		Max. number of byte in multi-byte write = 2 <sup>N</sup> (00h = not supported)						
2Ch	58h	0002h	Number of Erase Block Regions within device						
2Dh	5Ah	0007h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)						
2Eh	5Ch	0000h							
2Fh	5Eh	0020h							
30h	60h	0000h							
31h	62h	003Eh	Erase Block Region 2 Information (refer to the CFI specification or CFI publication 100)						
32h	64h	0000h							
33h	66h	0000h							
34h	68h	0001h							
35h	6Ah	0000h	Erase Block Region 3 Information (refer to the CFI specification or CFI publication 100)						
36h	6Ch	0000h							
37h	6Eh	0000h							
38h	70h	0000h							
39h	72h	0000h	Erase Block Region 4 Information (refer to the CFI specification or CFI publication 100)						
3Ah	74h	0000h							
3Bh	76h	0000h							
3Ch	78h	0000h							

Table 12. Primary Vendor-Specific Extended Query

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	86h	0031h	Major version number, ASCII (reflects modifications to the silicon)
44h	88h	0033h	Minor version number, ASCII (reflects modifications to the CFI table)
45h	8Ah	000Ch	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Process Technology (Bits 7-2) 0011 = 0.11 µm Floating Gate
46h	8Ch	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	8Eh	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	90h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	92h	0004h	Sector Protect/Unprotect scheme 01 = 29F040 mode, 02 = 29F016 mode, 03 = 29F400, 04 = 29LV800 mode
4Ah	94h	00XXh	Number of sectors (excluding Bank 1)  XX = 38 (models 01, 02, 21, 22)  XX = 30 (models 31, 32)  XX = 20 (models 41, 42)
4Bh	96h	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported



Table 12. Primary Vendor-Specific Extended Query (Continued)

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
4Ch	98h	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	9Ah	0085h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	9Ch	0095h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	9Eh	000Xh	Top/Bottom Boot Sector Flag 02h = Bottom Boot Device, 03h = Top Boot Device
50h	A0h	0000h	Program Suspend 0 = Not supported, 1 = Supported
57h	AEh	000Xh	Bank Organization 00 = Data at 4Ah is zero X = 4 (4 banks, models 01, 02) X = 2 (2 banks, all other models)
58h	B0h	00XXh	Bank 1 Region Information - Number of sectors on Bank 1  XX = 0F (models 01, 02, 21, 22)  XX = 17 (models 31, 32)  XX = 27 (models 41, 42)
59h	B2h	00XXh	Bank 2 Region Information - Number of sectors in Bank 2  XX = 18 (models 01, 02)  XX = 38 (models 21, 22)  XX = 30 (models 31, 32)  XX = 20 (models 41, 42)
5Ah	B4h	00XXh	Bank 3 Region Information - Number of sectors in Bank 3  XX = 18 (models 01, 02)  XX = 00 (all other models)
5Bh	B6h	00XXh	Bank 4 Region Information - Number of sectors in Bank 4  XX = 08 (models 01, 02)  XX = 00 (all other models)



#### 10. Command Definitions

Writing specific address and data sequences into the command register initiates device operations. Table 13 on page 35 defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. A hardware reset may be required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to Section 17. AC Characteristics on page 48 for timing diagrams.

## 10.1 Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector within the same bank. The system can read array data using the standard read timing, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See Section 10.8 Erase Suspend/Erase Resume Commands on page 35 for more information.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode. See Section 10.2 Reset Command on page 30, for more information.

See also Section 8.2 Requirements for Reading Array Data on page 13 for more information. Section 17.1 Read-Only Operations on page 48 provides the read parameters, and Figure 12 on page 48 shows the timing diagram.

#### 10.2 Reset Command

Writing the reset command resets the banks to the read or erase-suspend-read mode.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the bank to which the system was writing to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to which the system was writing to the read mode. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the bank to the read mode (or erase-suspend-read mode if that bank was in Erase Suspend). Please note that the RY/BY# signal remains low until this reset is issued.



## 10.3 Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in another bank.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read any number of autoselect codes without reinitiating the command sequence.

Table 13 on page 35 shows the address and data requirements. To determine sector protection information, the system must write to the appropriate bank address (BA) and sector address (SA). Table 3 on page 16 and Table 4 on page 18 show the address range and bank number associated with each sector.

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the bank was previously in Erase Suspend).

# 10.4 Enter Secured Silicon Region/Exit Secured Silicon Region Command Sequence

The system can access the Secured Silicon Region region by issuing the three-cycle Enter Secured Silicon Region command sequence. The device continues to access the Secured Silicon Region until the system issues the four-cycle Exit Secured Silicon Region command sequence. The Exit Secured Silicon Region command sequence returns the device to normal operation. The Secured Silicon Region is not accessible when the device is executing an Embedded Program or embedded Erase algorithm. Table 13 on page 35 shows the address and data requirements for both command sequences. See also Section 8.13 Secured Silicon Region on page 25 for further information. Note that the ACC function and unlock bypass modes are not available when the Secured Silicon Region is enabled.

## 10.5 Byte/Word Program Command Sequence

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 13 on page 35 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, that bank then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to Section 11. Write Operation Status on page 37 for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. *Note that a hardware reset immediately terminates the program operation.* The program command sequence should be reinitiated once that bank has returned to the read mode, to ensure data integrity. *Note that the Secured Silicon Region, autoselect, and CFI functions are unavailable when a program operation is in progress.* 

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."



#### 10.5.1 Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to a bank faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 13 on page 35 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence (see Table 13).

The device offers accelerated program operations through the WP#/ACC pin. When the system asserts V<sub>HH</sub> on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device uses the higher voltage on the WP#/ACC pin to accelerate the operation. *Note that the WP#/ACC pin must not be at V<sub>HH</sub> for any operation other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.* 

Figure 4 illustrates the algorithm for the program operation. Refer to Section 17.4 Erase and Program Operations on page 51 for parameters, and Figure 14 for timing diagrams.




Figure 4. Program Operation

#### Note

7. See Table 13 on page 35 for program command sequence.



## 10.6 Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 13 on page 35 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to Section 11. Write Operation Status on page 37 for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity. Note that the Secured Silicon Region, autoselect, and CFI functions are unavailable when an erase operation is in progress.

Figure 5 on page 34 illustrates the algorithm for the erase operation. Refer to Section 17.4 Erase and Program Operations on page 51 for parameters, and Figure 16 on page 53 for timing diagrams.

## 10.7 Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 13 on page 35 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. However, these additional erase commands are only one bus cycle long and should be identical to the sixth cycle of the standard erase command explained above. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If any command other than 30h, B0h, F0h is input during the time-out period, the normal operation will not be guaranteed. The system must rewrite the command sequence and any additional addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See Section 11.7 DQ3: Sector Erase Timer on page 42.). The time-out begins from the rising edge of the final WE# or CE# pulse (first rising edge) in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. *Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing bank.* The system can determine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer to Section 11. Write Operation Status on page 37 for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity. Note that the Secured Silicon Region, autoselect, and CFI functions are unavailable when an erase operation is in progress.

Figure 5 on page 34 illustrates the algorithm for the erase operation. Refer to Section 17.4 Erase and Program Operations on page 51 for parameters, and Figure 16 on page 53 for timing diagrams.

Document Number: 002-00857 Rev. \*J Page 33 of 65






Figure 5. Erase Operation

#### Notes

See Table 13 on page 35 for erase command sequence.
 See Section 11.7 DQ3: Sector Erase Timer on page 42 for information on the sector erase timer.



## 10.8 Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. The bank address must contain one of the sectors currently selected for erase.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of 35 µs to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) It is not recommended to program the Secured Silicon Region after an erase suspend, as proper device functionality cannot be guaranteed. Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to Section 11. Write Operation Status on page 37 for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Byte Program operation. Refer to Section 11. Write Operation Status on page 37 for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. Refer to Section 8.9 Autoselect Mode on page 20 and Section 10.3 Autoselect Command Sequence on page 31 for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Table 13. S29JL032J Command Definitions

		S	Bus Cycles (Notes 11–14)												
	Command Sequence <sup>[1</sup>	0]	Cycles		st	Second		Third		Fourth		Fifth		Sixth	
		5	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Read		1	RA	RD											
Reset <sup>[16]</sup>			1	XXX	F0										
	Manufacturer ID	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X00	01				
	Manufacturer 1D	Byte	7	AAA	2	555	33	(BA)AAA	30	(DA)X00	01				
[17]	Device ID <sup>[18]</sup>	Word	6	555	AA	2AA	55	(BA)555	90	(BA)X01	See	(BA)X0E	See	(BA)X0F	See
ect	Device ID	Byte	U	AAA	ξ	555	33	(BA)AAA	90	(BA)X02	Table 5	(BA)X1C	Table 5	(BA)X1E	Table 5
Autoselect [17]	Secured Silicon Region	Word	4	555	AA	2AA	- 55	(BA)555	90	(BA)X03	82/02				
ΡĀ	Factory Protect <sup>[10]</sup>	Byte	4	AAA		555		(BA)AAA		(BA)X06					
	Boot Sector/Sector	Word	1 4	555	AA 2	2AA	55	(BA)555	90	(SA)X02	00/01				
	Block Protect Verify <sup>[10]</sup>	Byte	4	AAA	~~	555	33	(BA)AAA		(SA)X04	00/01				
Ento	r Secured Silicon Region	Word	3	555 AA	2AA	- 55	555	- 88							
Line	r Secured Silicon Region	Byte	J	AAA	ξ	555	- 55	AAA	00						
Evit	Secured Silicon Region	Word	4	555	AA	2AA	55	555	90	xxx	00				
LXII	Secured Silicon Region	Byte	4	AAA	ξ	555	33	AAA	90	***	0				
Prod	ram	Word	4	555	AA	2AA	55	555	A0	PA	PD				
1 109	iaiii	Byte	7	AAA	2	555	33	AAA	Au	17	ם				
Unlock Bypass Word Byte		3	555	AA	2AA	55	555	20							
			AAA	- AA	555	55	AAA	20							
Unlo	Unlock Bypass Program <sup>[21]</sup>		2	XXX	A0	PA	PD								
Unlo	ck Bypass Reset <sup>[22]</sup>		2	XXX	90	XXX	00								



### Table 13. S29JL032J Command Definitions (Continued)

	Command Sequence <sup>[10]</sup>			Bus Cycles (Notes 11–14)										
Command Sequence <sup>[7</sup>			First		Second		Third	i	Fourth		Fift	h	Six	th
		Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Chip Erase	Word	6	555	— AA —	2AA	- 55	555	80	555	AA	2AA	55	555	- 10
	Byte	0	AAA		555	555	AAA	00	AAA		555	35	AAA	
Sector Erase <sup>[26]</sup>	Word	6	555	AA -	2AA	- 55	555	80	555 AAA	AA	2AA	- 55	SA	30
Sector Erase.	Byte	0	AAA		555		AAA	00			555	33	SA	
Erase Suspend <sup>[23]</sup>		1	ВА	В0										
Erase Resume <sup>[24]</sup>		1	ВА	30										
CFI Query <sup>[25]</sup>	Word	1	55	55 AA 98										
CFI Query.	Byte	'	AA											

#### Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A20–A12 uniquely select any sector. Refer to Table 3 on page 16 and Table 4 on page 18 for information on sector addresses.

BA = Address of the bank that is being switched to autoselect mode, is in bypass mode, or is being erased. A20-A18 uniquely select a bank.

- 10. See Table 1 on page 12 for description of bus operations.
- 11. All values are in hexadecimal.
- 12. Except for the read cycle and the fourth, fifth, and sixth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 13. Data bits DQ15-DQ8 are don't care in command sequences, except for RD and PD.
- 14. Unless otherwise noted, address bits A20-A11 are don't cares for unlock and command cycles, unless SA or PA is required.
- 15. No unlock or command cycles required when bank is reading array data.
- 16. The Reset command is required to return to the read mode (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information).
- 17. The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address to obtain the manufacturer ID, device ID, or Secured Silicon Region factory protect information. Data bits DQ15–DQ8 are don't care. While reading the autoselect addresses, the bank address must be the same until a reset command is given. See Section 10.3 Autoselect Command Sequence on page 31 for more information.
- 18. For models 01, 02, the device ID must be read across the fourth, fifth, and sixth cycles.
- 19. The data is 82h for factory locked, 42h for customer locked, and 02h for not factory/customer locked.
- 20. The data is 00h for an unprotected sector/sector block and 01h for a protected sector/sector block.
- 21. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 22. The Unlock Bypass Reset command is required to return to the read mode when the bank is in the unlock bypass mode.
- 23. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 24. The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- 25. Command is valid when device is ready to read array data or when device is in autoselect mode.
- 26. Additional sector erase commands during the time-out period after an initial sector erase are one cycle long and identical to the sixth cycle of the sector erase command sequence (SA / 30).



## 11. Write Operation Status

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 14 on page 42 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

### 11.1 DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then that bank returns to the read mode.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 3 ms, then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ15–DQ0 (or DQ7–DQ0 for x8-only device) on the *following* read cycles. Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ15–DQ8 (DQ7–DQ0 for x8-only device) while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ15–DQ0 may be still invalid. Valid data on DQ15–DQ0 (or DQ7–DQ0 for x8-only device) will appear on successive read cycles.

Table 14 shows the outputs for Data# Polling on DQ7. Figure 6 on page 38 shows the Data# Polling algorithm. Figure 18 on page 54 shows the Data# Polling timing diagram.






Figure 6. Data# Polling Algorithm[27, 28]

<sup>Notes
27. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
28. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.</sup> 



### 11.2 RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V<sub>CC</sub>.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or one of the banks is in the erase-suspend-read mode.

Table 14 on page 42 shows the outputs for RY/BY#. When DQ5 is set to "1", RY/BY# will be in the BUSY state, or "0".

## 11.3 DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 3 ms, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see Section 11.1 DQ7: Data# Polling on page 37).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.






Figure 7. Toggle Bit Algorithm<sup>[29]</sup>

# 11.4 DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 14 on page 42 to compare outputs for DQ2 and DQ6.

Figure 7 on page 40 shows the toggle bit algorithm in flowchart form, and Section 11.4 DQ2: Toggle Bit II on page 40 explains the algorithm. See also Section 11.3 DQ6: Toggle Bit I on page 39. Figure 19 on page 54 shows the toggle bit timing diagram. Figure 20 on page 55 shows the differences between DQ2 and DQ6 in graphical form.

### Note

<sup>29.</sup> The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.



## 11.5 Reading Toggle Bits DQ6/DQ2

Refer to Figure 7 on page 40 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ15–DQ0 (or DQ7–DQ0 for x8-only device) at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ15–DQ0 (or DQ7–DQ0 for x8-only device) on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 7).

## 11.6 DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1." The

RDY/BSY# pin will be in the BUSY state under this condition.

Under both these conditions, the system must write the reset command to return to the read mode (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).



### 11.7 DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 µs, the system need not monitor DQ3. See also Section 10.7 Sector Erase Command Sequence on page 33.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 14 shows the status of DQ3 relative to the other status bits.

**Table 14. Write Operation Status** 

	Status		<b>DQ7</b> <sup>[31]</sup>	DQ6	DQ5 <sup>[30]</sup>	DQ3	<b>DQ2</b> <sup>[31]</sup>	RY/BY#
Standard Mode	Embedded Progra	Embedded Program Algorithm			0	N/A	No toggle	0
	Embedded Erase	In busy erasing sector	0	Toggle	0	1	Toggle	0
	Algorithm	In not busy erasing sector	0	Toggle	0	1	No toggle	0
Erase	Erase-Suspend-	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Pi	DQ7#	Toggle	0	N/A	N/A	0	

<sup>30.</sup> DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.

<sup>31.</sup> DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

<sup>32.</sup> When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank.



# 12. Absolute Maximum Ratings

Storage Temperature, Plastic Packages	−65°C to +150°C
Ambient Temperature with Power Applied	−65°C to +125°C
Voltage with Respect to Ground, V <sub>CC</sub> <sup>[33]</sup>	-0.5V to +4.0V
A9 and RESET# <sup>[34]</sup>	-0.5V to +12.5V
WP#/ACC	-0.5V to +9.5V
All other pins <sup>[33]</sup>	-0.5V to V <sub>CC</sub> +0.5V
Output Short Circuit Curren[35]	200 mA

- 33. Minimum DC voltage on input or I/O pins is –0.5V. During voltage transitions, input or I/O pins may overshoot V<sub>SS</sub> to –2.0V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V<sub>CC</sub> +0.5V. See Figure 8 on page 43. During voltage transitions, input or I/O pins may overshoot to V<sub>CC</sub> +2.0V for periods up to 20 ns. See Figure 9 on page 43.
- 34. Minimum DC input voltage on pins A9, OE#, RESET#, and WP#/ACC is –0.5V. During voltage transitions, A9, OE#, WP#/ACC, and RESET# may overshoot V<sub>SS</sub> to 2.0V for periods of up to 20 ns. See Figure 8 on page 43. Maximum DC input voltage on pin A9 is +12.5V which may overshoot to +14.0V for periods up to 20 ns. Maximum DC input voltage on WP#/ACC is +9.5V which may overshoot to +12.0V for periods up to 20 ns.
- 35. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

  36. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 8. Maximum Negative Overshoot Waveform





Figure 9. Maximum Positive Overshoot Waveform





# 13. Operating Ranges

Industrial (I) Devices

Ambient Temperature (T<sub>A</sub>) -40°C to +85°C

Automotive (A) Devices

Ambient Temperature (T<sub>A</sub>) -40°C to +85°C

**V<sub>CC</sub> Supply Voltages** 

V<sub>CC</sub> for standard voltage range 2.7V to 3.6V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### 14. DC Characteristics

#### **CMOS Compatible** 14.1

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$				±1.0	μA
I <sub>LIT</sub>	A9 and RESET# Input Load Current	$V_{CC} = V_{CC \text{ max}}$ , OE# = $V_{IH}$ ; A9 or RESET# = 12.5V				35	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$ , OE# = $V_{IH}$				±1.0	μA
I <sub>LR</sub>	Reset Leakage Current	V <sub>CC</sub> = V <sub>CC max</sub> ; RESET# = 12.5	5V			35	μA
		CE# = V <sub>IL</sub> , OE# <sub>=</sub> V <sub>IH</sub> , Byte 5 MHz			10	16	
	V <sub>CC</sub> Active Read Current <sup>[14.2, 38]</sup>	Mode	1 MHz		2	4	mA
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> ,	5 MHz		10	16	IIIA
		Word Mode	1 MHz		2	4	
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current <sup>[38, 39]</sup>	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , WE# = \		15	30	mA	
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current <sup>[38]</sup>	CE#, RESET# = $V_{CC} \pm 0.3V$		0.2	5	μA	
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current <sup>[38]</sup>	RESET# = $V_{SS} \pm 0.3V$			0.2	5	μΑ
I <sub>CC5</sub>	Automatic Sleep Mode <sup>[38, 40]</sup>	$V_{IH} = V_{CC} \pm 0.3V;$ $V_{IL} = V_{SS} \pm 0.3V$			0.2	5	μA
	V <sub>CC</sub> Active Read-While-Program Current <sup>[38]</sup>	CE# - 1/ OE# - 1/ 1 MII-	Byte		21	45	A
I <sub>CC6</sub>	V <sub>CC</sub> Active Read-vvniie-Program Current	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , 1 MHz Word			21	45	mA
	V <sub>CC</sub> Active Read-While-Erase Current <sup>[38]</sup>	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> ,	Byte		21	45	mA
I <sub>CC7</sub>	V <sub>CC</sub> Active Read-vvrille-Erase Current	1 MHz	Word		21	45	MA
I <sub>CC8</sub>	V <sub>CC</sub> Active Program-While-Erase-Suspended Current <sup>[38, 41]</sup>	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub>			17	35	mA
V <sub>IL</sub>	Input Low Voltage			-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage			0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>HH</sub>	Voltage for WP#/ACC Sector Protect/Unprotect and Program Acceleration	V <sub>CC</sub> = 3.0V ± 10%		8.5		9.5	V
V <sub>ID</sub>	Voltage for Autoselect and Temporary Sector Unprotect	V <sub>CC</sub> = 3.0V ± 10%		8.5		12.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL}$ = 2.0 mA, $V_{CC}$ = $V_{CC min}$				0.45	V

<sup>37.</sup> The I<sub>CC</sub> current listed is typically less than 2 mA/MHz, with OE# at V<sub>IH</sub>.

38. Maximum I<sub>CC</sub> specifications are tested with V<sub>CC</sub> = V<sub>CC</sub>max.

39. I<sub>CC</sub> active while Embedded Erase or Embedded Program is in progress.

40. Automatic sleep mode enables the low power mode when addresses remain stable for t<sub>ACC</sub> + 30 ns. Typical sleep mode current is 200 nA.

<sup>41.</sup> Not 100% tested.




Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC \text{ min}}$	0.85 x V <sub>CC</sub>			V
V <sub>OH2</sub>	Output riigii voitage	$I_{OH} = -100 \mu A$ , $V_{CC} = V_{CC min}$	V <sub>CC</sub> -0.4			
V <sub>LKO</sub>	Low V <sub>CC</sub> Lock-Out Voltage <sup>[41]</sup>		1.8	2.0	2.5	V

- Notes 37. The  $I_{CC}$  current listed is typically less than 2 mA/MHz, with OE# at  $V_{IH}$ . 38. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC}$ max. 39.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
- 40. Automatic sleep mode enables the low power mode when addresses remain stable for t<sub>ACC</sub> + 30 ns. Typical sleep mode current is 200 nA.
- 41. Not 100% tested.

#### 14.2 **Zero-Power Flash**

Figure 10. I<sub>CC1</sub> Current vs. Time (Showing Active and Automatic Sleep Currents)<sup>[42]</sup>



<sup>42.</sup> Addresses are switching at 1 MHz.





Figure 11. Typical I<sub>CC1</sub> vs. Frequency<sup>[43]</sup>



# 15. Test Conditions

Figure 15.1 Test Setup[44]



**Table 15. Test Specifications** 

Test Condition	60	70	Unit
Output Load Capacitance, C <sub>L</sub>	30	100	pF
Input Rise and Fall Times <sup>[44]</sup>	5	ns	
Input Pulse Levels	0.0 or	V	
Input timing measurement reference levels	0.5	V	
Output timing measurement reference levels	0.5	V	

#### Note

# 16. Key To Switching Waveforms

Waveform	Inputs	Outputs				
	Steady					
	Ch	anging from H to L				
_////	Ch	anging from L to H				
XXXXX	Don't Care, Any Change Permitted	Changing, State Unknown				
<u></u> >>>	Does Not Apply	Center Line is High Impedance State (High-Z)				

Figure 16.1 Input Waveforms and Measurement Levels



### Note

<sup>45.</sup> Input rise and fall times are 0-100%.

<sup>44.</sup> Diodes are IN3064 or equivalent.



## 17. AC Characteristics

#### 17.1 **Read-Only Operations**

Param	neter	Descriptio	n	Test Setup		Speed	Options	
JEDEC	Std.	Descriptio	"	rest Setup		60	70	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time <sup>[46]</sup>		Min	60	70	ns	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	CE#, OE# = V <sub>IL</sub>	Max	60	70	ns	
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output Delay	OE# = V <sub>IL</sub>	Max	60	70	ns	
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Delay		Max	25	30	ns	
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output High-Z[46,	Chip Enable to Output High-Z <sup>[46, 48]</sup>			16		ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output High-Z	46, 48]		Max	16		ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From Address Whichever Occurs First	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First			0		ns
			Read		Min	0		ns
			Toggle and Data# Polling		Min	5	10	ns

- 46. Not 100% tested.
  47. See Figure 15.1 on page 47 and Table 15 on page 47 for test specifications
  48. Measurements performed by placing a 50 ohm termination on the data pin with a bias of V<sub>CC</sub>/2. The time from OE# high to the data bus driven to V<sub>CC</sub>/2 is taken as t<sub>DF</sub>.




Figure 12. Read Operation Timings




# 17.2 Hardware Reset (RESET#)

Paran	neter				
JEDEC	Std	Description		All Speed Options	Unit
	t <sub>Ready</sub>	RESET# Pin Low (During Embedded Algorithms) to Read Mode <sup>[49]</sup>	Max	35	μs
	t <sub>Ready</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode <sup>[49]</sup>	Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width	Min	500	ns
	t <sub>RH</sub>	Reset High Time Before Read <sup>[49]</sup>	Min	50	ns
	t <sub>RPD</sub>	RESET# Low to Standby Mode	Min	35	μs
	t <sub>RB</sub>	RY/BY# Recovery Time	Min	0	ns

Note

49. Not 100% tested.






# 17.3 Word/Byte Configuration (BYTE#)

Parameter				Speed Options		
JEDEC	Std.	Description		60 70		Unit
	t <sub>ELFL</sub> /t <sub>ELFH</sub>	CE# to BYTE# Switching Low or High	Max	5		ns
	t <sub>FLQZ</sub>	BYTE# Switching Low to Output HIGH-Z	Max	16		ns
	t <sub>FHQV</sub>	BYTE# Switching High to Output Active	Max	60 70		ns

CE# OE# BYTE#  $t_{ELFL}$ Data Output Data Output BYTE# DQ14-DQ0 (DQ14-DQ0) (DQ7-DQ0) Switching from word to byte mode DQ15 Address DQ15/A-1 Input Output t<sub>ELFH</sub> BYTE# BYTE# Switching from byte to Data Output Data Output DQ14-DQ0 (DQ7-DQ0) (DQ14-DQ0) word mode Address DQ15 DQ15/A-1 Output Input t<sub>FHQV</sub>

Figure 17.1 BYTE# Timings for Read Operations





17.4 Erase and Program Operations

Paran	neter				Spe	ed Options	S
JEDEC	Std	Description			60	70	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time <sup>[51]</sup>		Min	60	70	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time		Min	(	)	ns
	t <sub>ASO</sub>	Address Setup Time to OE# low during toggle bit	polling	Min	1	2	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time		Min	35	35	ns
	t <sub>AHT</sub>	Address Hold Time From CE# or OE# high during toggle bit polling		Min	0		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time		Min	35	40	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time	a Hold Time Min 0		)	ns	
	t <sub>OEPH</sub>	Output Enable High during toggle bit polling		Min	2	.0	ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)		Min	0		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time		Min	0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time		Min	0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width		Min	25	30	ns
t <sub>WHDL</sub>	t <sub>WPH</sub>	Write Pulse Width High		Min	25	30	ns
	t <sub>SR/W</sub>	Latency Between Read and Write Operations		Min	(	)	ns
+	+	Programming Operation <sup>[52]</sup>	Byte	Тур	(	6	μs
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Trogramming Operation:	Word	Тур	6		μδ
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Accelerated Programming Operation, Byte or Word <sup>[52]</sup>		Тур	4	4	μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation <sup>[52]</sup>		Тур	0	.5	sec
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time <sup>[51]</sup>		Min	5	50	μs
	t <sub>RB</sub>	Write Recovery Time from RY/BY#		Min	(	0	ns
	t <sub>BUSY</sub>	Program/Erase Valid to RY/BY# Delay		Max	9	0	ns
	t <sub>ESL</sub>	Erase Suspend Latency		Max	3	5	μs

<sup>50.</sup> Refer to the table in Section 17.4 Erase and Program Operations on page 51 for  $t_{AS}$  and  $t_{AH}$  specifications.

<sup>51.</sup> Not 100% tested

<sup>52.</sup> See Section 18. Data Integrity on page 58 for more information.





Figure 14. Program Operation Timings [53, 54]

Figure 15. Accelerated Program Timing Diagram



**Notes**53. PA = program address, PD = program data, D<sub>OUT</sub> is the true data at the program address.
54. Illustration shows device in word mode.





Figure 16. Chip/Sector Erase Operation Timings<sup>[55, 56]</sup>





<sup>55.</sup> SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see Section 11. Write Operation Status on page 37). 56. These waveforms are for the word mode.





Figure 18. Data# Polling Timings (During Embedded Algorithms)<sup>[57]</sup>


Figure 19. Toggle Bit Timings (During Embedded Algorithms)[58]



Notes
57. VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.
58. VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.



Figure 20. DQ2 vs. DQ6[59]



# 17.5 Temporary Sector Unprotect

Parameter					
JEDEC	Std	Description		All Speed Options	Unit
	t <sub>VIDR</sub>	V <sub>ID</sub> Rise and Fall Time <sup>[60]</sup>	Min	500	ns
	t <sub>VHH</sub>	V <sub>HH</sub> Rise and Fall Time <sup>[60]</sup>	Min	250	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs
	t <sub>RRB</sub>	RESET# Hold Time from RY/BY# High for Temporary Sector Unprotect	Min	4	μs

RESET# V<sub>SS</sub>, V<sub>IL</sub>, or V<sub>IH</sub>

V<sub>ID</sub>

Program or Erase Command Sequence

CE#

WE#

RY/BY#

Figure 17.3 Temporary Sector Unprotect Timing Diagram

### Notes

59. DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6. 60. Not 100% tested.




Figure 17.4 Sector/Sector Block Protect and Unprotect Timing Diagram<sup>[61]</sup>

#### **Alternate CE# Controlled Erase and Program Operations** 17.6

Parameter						Speed (	Options	
JEDEC	Std.	Description				60	70	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time <sup>[62]</sup>				60	70	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time		Mir	n	(	)	ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time		Mir	n	35	35	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time		Mir	n	30	30	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time		Mir	n	(	)	ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)	Mir	n	0		ns	
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time	Mir	n	(	)	ns	
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time			n	(	)	ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width			n	25	35	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High		Mir	n	25	30	ns
4	4	Programming Operation <sup>[63]</sup>	Byte	yte Typ	р	6		110
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation.	Word	ord Typ		6		μs
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Accelerated Programming Operation, Byte or Word <sup>[63]</sup>			р	2	1	μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation <sup>[63]</sup>			р	0.	5	sec

<sup>61.</sup> For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0.

<sup>62.</sup> Not 100% tested.
63. See *Data Integrity* on page 58 for more information.






Figure 21. Alternate CE# Controlled Write (Erase/Program) Operation Timings<sup>[64, 65, 66, 67]</sup>

<sup>64.</sup> Figure indicates last two bus cycles of a program or erase operation.

<sup>65.</sup> PA = program address, SA = sector address, PD = program data.

<sup>66.</sup> DQ7# is the complement of the data written to the device. D<sub>OUT</sub> is the data written to the device.

<sup>67.</sup> Waveforms are for the word mode.



# 18. Data Integrity

## 18.1 Erase Endurance

### Table 16. Erase Endurance

Parameter	Minimum	Unit
Program/Erase cycles per main Flash array sectors	100K	PE cycle
Program/Erase cycles per PPB array or non-volatile register array <sup>[68]</sup>	100K	PE cycle

#### Note

68. Each write command to a non-volatile register causes a PE cycle on the entire non-volatile register array.

### 18.2 Data Retention

Table 17. Data Retention

Parameter Test Conditions		Minimum Time	Unit
Data Retention Time	10K Program/Erase Cycles	20	Years
	100K Program/Erase Cycles	2	Years

Contact Cypress Sales and FAE for further information on the data integrity. An application note is available at: http://www.cypress.com/appnotes.



# 19. Erase and Programming Performance

Parameter	<b>Typ</b> <sup>[69]</sup>	Max <sup>[70]</sup>	Unit	Comments
Sector Erase Time	0.5	5	sec	Excludes 00h programming
Chip Erase Time	39		sec	prior to erasure <sup>[71]</sup>
Byte Program Time	6	80	μs	
Word Program Time	6	80	μs	Excludes system level overhead <sup>[72]</sup>
Accelerated Byte/Word Program Time	4	70	μs	

### Notes

- 69. Typical program and erase times assume the following conditions: 25°C, V<sub>CC</sub> = 3.0V, 100,000 cycles; checkerboard data pattern. 70. Under worst case conditions of 90°C, V<sub>CC</sub> = 2.7V, 1,000,000 cycles.
- 71. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 72. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 13 on page 35 for further information on command definitions.
   73. The device has a minimum program and erase cycle endurance of 100,000 cycles per sector.

# 20. Pin Capacitance


Parameter Symbol	Parameter Description	Test Setup	Max	Unit
C <sub>IN</sub>	Input Capacitance (applies to A20-A0, DQ15-DQ0)	V <sub>IN</sub> = 0	8.5	pF
C <sub>OUT</sub>	Output Capacitance (applies to DQ15-DQ0, RY/BY#)	V <sub>OUT</sub> = 0	5.5	pF
C <sub>IN2</sub>	Control Pin Capacitance (applies to CE#, WE#, OE#, WP#/ACC, RESET#, BYTE#)	V <sub>IN</sub> = 0	12	pF

- 74. Sampled, not 100% tested.
- 75. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.



# 21. Physical Dimensions

### 21.1 TS 048—48-Pin TSOP



SYMBOL	D	IMENSI	ONS	
STIVIBUL	MIN.	NOM.	MAX.	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	-	0.16	
С	0.10	_	0.21	
D	20.00 BASIC			
D1	18.40 BASIC			
Е	12.00 BASIC			
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	_	8	
R	0.08	_	0.20	
N		48		

### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm).

2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS
DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE
LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.


DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.


51-85183 \*F




### 21.2 VBK048—48-Pin FBGA







BOTTOM VIEW



SIDE VIEW

	DI	MENSIONS	3	
SYMBOL	MIN. NOM.		MAX.	
Α	-	-	1.00	
A1	0.18	-	-	
D	8	.15 BSC		
E	6	.15 BSC		
D1	5.60 BSC.			
E1	4.00 BSC.			
MD		8		
ME	6			
n		48		
øb	0.33 - 0.		0.43	
eD/eE	0.80 BSC.			
SD/SE	0.40 BSC.			

### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994 .
- 2. ALL DIMENSIONS ARE IN MILLIMETERS .
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010/020.
- 4. @ REPRESENTS THE SOLDER BALL GRID PITCH .
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.

  n IS THE TOTAL NUMBER OF POPULATED SOLDER BALLS FOR MATRIX SIZE MD AND ME.
- IN IS THE TOTAL NUMBER OF POPULATED SOLDER BALLS FOR MATRIX SIZE MU AND ME.

  6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- \*SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 and "SE" = eE/2.

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

002-19063 \*\*



# 22. Document History

# **Document History Page**

Rev. ECN N	Orig. of Change	Submission Date	Description of Change
** _	RYSU	01/27/2010	Spansion Publication Number: S29JL032J_00 Initial release
*A _	RYSU	06/15/2010	Global Changed all references to typical Sector Erase time from 0.4 sec to 0.5 sec. Changed all references to "Secured Silicon Sector" to "Secured Silicon Region Corrected Spelling and grammatical errors.  Product Selector Guide Corrected Standard Voltage Range of 70 ns option from 3.0-3.6V to 2.7-3.6V Connection Diagrams Added 48-ball FBGA connection diagram.  Pin Description Changes "21 Addresses" to "21 Address Pins". Added clarification that CE#, OE#, WE#, BYTE#, and RY/BY# are Active Low Ordering Information Added FBGA ordering option. Added Low-halogen, Pb-free ordering option. Added valid combinations for FBGA. Word/Byte Configuration Added clarification that BYTE# must be connected to either the system VCC ground. Secured Silicon Region Added clarification that D7 is the Secured Silicon Factory Indicator Bit. In Figure Secured Silicon Sector Protect Verify, corrected "Write reset commant to "Secured Silicon Region exit command". Command Definitions Corrected "Writing specific addresses and data commands or sequences" "Writing specific addresses and data sequences". Absolute Maximum Ratings Corrected "My iting specific addresses and data sequences". DC Characteristics Removed OE# = 12.5V from ILIT test conditions. Added 1 MHz to ICC6 and ICC7 test conditions. Removed OE# = 12.5V from ICC6 and ICC7. Test Conditions Update Figure "Test Setup" to reflect correct test setup. Added Note 1 to clarify that input rise and fall times are 0-100%. Erase and Programming Performance Changed Chip Erase typical time from 28 sec to 39 sec. Removed Note 5. Physical Dimensions



# **Document History Page (Continued)**

Rev.	ECN No.	Orig. of	Submission	Description of Change
	LON NO.	Change	Date	Description of onlinge
*B	_	RYSU	08/25/2010	Global
				Updated the data sheet designation from <i>Advanced Information</i> to <i>Prelimina</i>
				Corrected spelling, capitalization, and grammatical errors.
				Simultaneous Read/Write Operations with Zero Latency
				Clarified that JL032J can be configured as either a top or bottom boot sec
				device, not both.
				Ordering Information Corrected typo in valid combinations table from ", 41, 41" to ", 41, 42".
				Clarified that Note 1 applies to the Packing Type column.
				RESET#: Hardware Reset Pin Changed "Refer to AC Characteristics on page 48" to "Refer to Hardware Re
				(RESET#) on page 49".
				Secured Silicon Region
				Clarified the Secured Silicon Indicator Bit data based on factory and custor
				lock status.
				Removed forward looking statements regarding factory locking features as the
				are supported in this device.
				Common Flash Memory Interface (CFI)
				Clarified that once in the CFI query mode, the system must write the reset of
				mand to return to reading array data.
				Erase Suspend/Erase Resume Commands
				Added clarification that "It is not recommended to program the Secured Silic
				Region after an erase suspend, as proper device functionality cannot
				guaranteed.".
				Erase and Programming Performance
				Added Note 5 regarding minimum program and erase cycle endurance.
				Pin Capacitance
				Changed section title from "TSOP Pin Capacitance" to "Pin Capacitance".
				Updated values to reflect maximum capacitances for both TSOP and BGA.
				Removed typical capacitance values.
				Added specific pin clarifications to parameter descriptions.
				Physical Dimensions
				Updated the VBK048 package outline drawing.
*C	_	RYSU	04/07/2011	Global
				Updated the data sheet designation from Preliminary to Full Production
				designation on document).
				Distinctive Characteristics
				Corrected "Top and bottom boot sectors in the same device" to "Top and bott
				boot sector configurations available".
				RESET#: Hardware Reset Pin
				Added warning that keeping CE# at VIL from power up through the first recould cause erroneuous data on the first read.
				Reset Command
				Clarified that during an embedded program or erase, if DQ5 goes high then l
				BY# will remain low until a reset is issued.
				Hardware Reset (RESET#)
				Added note to the "Reset Timings" figure clarifying that CE# should only go
			I	after RESET# has gone high.



# **Document History Page (Continued)**

ocument ocument	cument Title: S29JL032J, 32-Mb (4M × 8-Bit/2M × 16-Bit), 3 V, Simultaneous Read/Write Flash cument Number: 002-00857						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
*D	_	RYSU	08/24/2011	RESET#: Hardware Reset Pin Removed warning that keeping CE# at VIL from power up through the first rese could cause erroneuous data on the first read.  Command Definitions Table Added Note 17 to clarify additional sector erase commands during time-or period.  Sector Erase Command Sequence Added clarification regarding additional sector erase commands during time-or period.  Hardware Reset (RESET#) Removed note to the "Reset Timings" figure clarifying that CE# should only glow after RESET# has gone high.  Physical Dimensions Package drawings updated to latest version.			
*E	-	RYSU	12/16/2011	Global Corrected all references in the text to the sector erase time-out period from 80 μ to 50 μs. Word/Byte Configuration Removed the statement "Please note that the BYTE# pin must be connected either the system VCC or ground."			
*F	5034593	RYSU	12/08/2015	Updated to Cypress template.			
*G	5742461	AESATMP7/ SZZX	05/19/2017	Updated <i>Distinctive Characteristics</i> : Updated Performance Characteristics: Replaced "Cycling endurance: 1 million cycles per sector typical" with "Cyclinendurance: 100K cycles per sector". Updated <i>Device Bus Operations</i> : Updated <i>Output Disable Mode</i> : Updated "S29JL032J Sector Addresses - Bottom Boot Devices (Sheet 2 of 2)' Updated details in "Sector Address A20–A12" column corresponding to SA5 and SA55 sectors. Added <i>Data Integrity</i> . Updated Cypress Logo and Copyright.			
*H *I	6214331	PRIT	08/23/2018	Updated <i>Ordering Information</i> :  Added "A = Automotive, AEC-Q100 Grade 3 (-40°C to +85°C)" in the diagram. Added "Valid Combinations — Automotive Grade / AEC-Q100".  Updated <i>Physical Dimensions</i> :  Updated <i>TS 048—48-Pin TSOP</i> :  Removed spec "3664 \ f16-038.10 \ 11.6.7".  Added spec 51-85183 *F.  Updated <i>VBK048—48-Pin FBGA</i> :  Removed spec "g1001.2 \ f16-038.25 \ 07.13.10".  Added spec 002-19063 **.  Updated <i>Ordering Information</i> :			
				Updated Valid Combinations — Automotive Grade / AEC-Q100: Updated details in "Model Number" and "Packing Type" columns in the table. Updated to new template. Completing Sunset Review.			
*J	6585853	BWHA	05/31/2019	Updated to new template.			



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

### **Products**

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2010–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-00857 Rev. \*J Revised May 31, 2019 Page 65 of 65