## Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **General Description**

The MAX14934–MAX14936 are a family of four-channel,  $5kV_{RMS}$  digital isolators utilizing Maxim's proprietary process technology. For applications requiring 2.75kV<sub>RMS</sub> of isolation, see the MAX14930–MAX14932. The MAX14934–MAX14936 family transfers digital signals between circuits with different power domains at ambient temperatures up to +125°C.

The MAX14934–MAX14936 family offers all three possible unidirectional channel configurations to accommodate any four-channel design, including SPI, RS-232, RS-485, and large digital IO modules. For applications requiring bidirectional channels, such as I<sup>2</sup>C, refer to the MAX14937.

Devices are available with data rates from DC up to 1Mbps, 25Mbps, or 150Mbps. Each device is also available in either a default high or default low configuration. The default is the state an output goes to when its input is unpowered. See the <u>Product Selector Guide</u> and <u>Ordering</u> <u>Information</u> for the suffixes associated with each option.

Independent 1.71V to 5.5V supplies on each side of the isolator also make the devices suitable for use as level translators.

The MAX14934–MAX14936 are available in a 16-pin wide body (10.3mm x 7.5mm) SOIC package. All devices are rated for operation at ambient temperatures of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

<u>Product Selector Guide</u> and <u>Ordering Information</u> appear at end of data sheet.

#### **Benefits and Features**

- Robust Galvanic Isolation of Digital Signals
  - Withstands 5kV<sub>RMS</sub> for 60s (V<sub>ISO</sub>)
  - Continuously Withstands 848V<sub>RMS</sub> (VIOWM)
  - 1200V<sub>P</sub> Repetitive Peak Voltage (V<sub>IORM</sub>)
  - Withstands ±10kV Surge per IEC 61000-4-5
- Interfaces Directly with Most Micros and FPGAs
- Accepts 1.71V to 5.5V Supplies
- Many Options Support Broad Applications
  - 3 Data Rates (1Mbps, 25Mbps, 150Mbps)
  - 3 Channel Direction Configuration
  - 2 Output Default States (High or Low)
- Low Power Consumption at High Data Rates At 1.8V:
  - 2.5mA per Channel Typical at 1Mbps
  - 5.25mA per Channel Typical at 100Mbps At 3.3V:
  - 2.6mA per Channel Typical at 1Mbps
  - 7.1mA per Channel Typical at 100Mbps


#### **Safety Regulatory Approvals**

#### (see Safety Regulatory Approvals)

- ULAccording to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-11 Basic Insulation

#### Applications

- Fieldbus Communications for Industrial Automation
- Isolated SPI, RS-232, RS-485/RS-422
- General Multichannel Isolation Applications
- Battery Management
- Medical Systems





## Functional Diagram

## Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **Absolute Maximum Ratings**

V <sub>DDA</sub> to GNDA, V <sub>DDB</sub> to GNDB	0.3V to +6V
INA_, ENA to GNDA	0.3V to +6V
INB_, ENB to GNDB	0.3V to +6V
OUTA_ to GNDA	0.3V to (V <sub>DDA</sub> + 0.3V)
OUTB_ to GNDB	0.3V to (V <sub>DDB</sub> + 0.3V)
Short-Circuit Duration	
(OUTA_ to GNDA, OUTB_ to GNDB)	Continuous

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

PACKAGE TYPE: 16 Wide SOIC						
Package Code	W16M+8					
Outline Number	21-0042					
Land Pattern Number	90-0107					
THERMAL RESISTANCE, FOUR-LAYER BOARD						
Junction to Ambient ( $\theta_{JA}$ )	71°C/W					
Junction to Case $(\theta_{JC})$	23°C/W					

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **DC Electrical Characteristics**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_L = 15pF, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at V\_{DDA} - V\_{GNDA} = +3.3V, V\_{DDB} - V\_{GNDB} = +3.3V, V\_{GNDA} = V\_{GNDB}, T\_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} (Note 1)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY		·					
	V <sub>DDA</sub>	Relative to GNDA		1.71		5.5	V
Operating Supply Voltage	V <sub>DDB</sub>	Relative to GNDB		1.71		5.5	V
Undervoltage Lockout Threshold	V <sub>UVLO</sub>	V <sub>DD</sub> _ rising		1.45	1.58	1.71	V
Undervoltage Lockout Threshold Hysteresis	V <sub>UVLO</sub> HYST				50		mV
			V <sub>DDA</sub> = 5V		1.2	1.9	
		500kHz	V <sub>DDA</sub> = 3.3V		1.2	1.9	
		square wave	V <sub>DDA</sub> = 2.5V		1.2	1.9	1
			V <sub>DDA</sub> = 1.8V		1.1	1.9	
		12.5MHz square wave (Note 2)	V <sub>DDA</sub> = 5V		2.1	2.7	
			V <sub>DDA</sub> = 3.3V		2	2.7	
	I <sub>DDA</sub>		V <sub>DDA</sub> = 2.5V		2	2.7	-
		(	V <sub>DDA</sub> = 1.8V		2	2.6	
			V <sub>DDA</sub> = 5V		5	6.6	
		50MHz square wave (Note 2)	V <sub>DDA</sub> = 3.3V		4.6	6.1	
			V <sub>DDA</sub> = 2.5V		4.5	6.0	
Cumply Current (NAAV14024)			V <sub>DDA</sub> = 1.8V		4.5	6.0	
Supply Current (MAX14934_)			V <sub>DDB</sub> = 5V		8.1	11.2	mA
		500kHz	V <sub>DDB</sub> = 3.3V		7.9	11.1	1
		square wave	V <sub>DDB</sub> = 2.5V		7.9	11.0	
			V <sub>DDB</sub> = 1.8V		7.7	10.8	
			V <sub>DDB</sub> = 5V		12.8	15.9	
		12.5MHz	V <sub>DDB</sub> = 3.3V		11.1	14.2	
	IDDB	square wave (Note 2)	V <sub>DDB</sub> = 2.5V		10.2	13.4	
		(	V <sub>DDB</sub> = 1.8V		9.4	12.4	-
			V <sub>DDB</sub> = 5V		27.2	35.4	
		50MHz	V <sub>DDB</sub> = 3.3V		21.7	27.8	
		square wave (Note 2)	V <sub>DDB</sub> = 2.5V		17.6	23.0	
		(	V <sub>DDB</sub> = 1.8V		14.4	18.9	

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## **DC Electrical Characteristics (continued)**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_L = 15\text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at V<sub>DDA</sub> - V<sub>GNDA</sub> = +3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = +3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, T<sub>A</sub> = +25^{\circ}\text{C}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
			V <sub>DDA</sub> = 5V		3.4	5.3	
		500kHz	V <sub>DDA</sub> = 3.3V		3.3	5.3	]
		square wave	V <sub>DDA</sub> = 2.5V		3.3	5.3	
			V <sub>DDA</sub> = 1.8V		3.2	5.1	
			V <sub>DDA</sub> = 5V		5.6	7.1	
		12.5MHz	V <sub>DDA</sub> = 3.3V		5	6.6	
	IDDA	square wave (Note 2)	V <sub>DDA</sub> = 2.5V		4.7	6.4	
		(1000 2)	V <sub>DDA</sub> = 1.8V		4.5	6.1	
			V <sub>DDA</sub> = 5V		12.4	16.0	
		50MHz square wave (Note 2)	V <sub>DDA</sub> = 3.3V		10.1	13.0	- - - - -
			V <sub>DDA</sub> = 2.5V		9.1	11.6	
			V <sub>DDA</sub> = 1.8V		8.2	10.4	
Supply Current (MAX14935_)		500kHz square wave	V <sub>DDB</sub> = 5V		6.5	9.2	
			V <sub>DDB</sub> = 3.3V		6.4	9.1	
			V <sub>DDB</sub> = 2.5V		6.3	9.1	
			V <sub>DDB</sub> = 1.8V		6.2	8.9	
			V <sub>DDB</sub> = 5V		10.3	12.8	
		12.5MHz	V <sub>DDB</sub> = 3.3V		8.9	11.6	
	IDDB	square wave (Note 2)	V <sub>DDB</sub> = 2.5V		8.2	11.0	
		(	V <sub>DDB</sub> = 1.8V		7.6	10.3	
			V <sub>DDB</sub> = 5V		22.7	29.1	
		50MHz	V <sub>DDB</sub> = 3.3V		17.7	23.0	-
		square wave (Note 2)	V <sub>DDB</sub> = 2.5V		14.7	19.4	
		(	V <sub>DDB</sub> = 1.8V		11.9	15.9	

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## **DC Electrical Characteristics (continued)**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_L = 15\text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at V<sub>DDA</sub> - V<sub>GNDA</sub> = +3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = +3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, T<sub>A</sub> = +25^{\circ}\text{C}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
			V <sub>DDA</sub> = 5V		5.2	7.2	
		500kHz	V <sub>DDA</sub> = 3.3V		5.2	7.2	_
		square wave	V <sub>DDA</sub> = 2.5V		5.2	7.2	
			V <sub>DDA</sub> = 1.8V		5	7.0	1
			V <sub>DDA</sub> = 5V		8.2	10.0	
		12.5MHz	V <sub>DDA</sub> = 3.3V		7.2	9.1	]
	IDDA	square wave (Note 2)	V <sub>DDA</sub> = 2.5V		6.7	8.7	]
			V <sub>DDA</sub> = 1.8V		6.3	8.2	
			V <sub>DDA</sub> = 5V		18	23.3	1
		50MHz square wave (Note 2)	V <sub>DDA</sub> = 3.3V		14.2	18.4	mA
			V <sub>DDA</sub> = 2.5V		12.3	16.1	
		(***** = )	V <sub>DDA</sub> = 1.8V		10.5	13.6	
upply Current (MAX14936_)		500kHz	V <sub>DDB</sub> = 5V		5.2	7.2	
			V <sub>DDB</sub> = 3.3V		5.2	7.2	
		square wave	V <sub>DDB</sub> = 2.5V		5.2	7.2	
			V <sub>DDB</sub> = 1.8V		5	7.0	
			V <sub>DDB</sub> = 5V		8.2	10.0	1
		12.5MHz	V <sub>DDB</sub> = 3.3V		7.2	9.1	
	IDDB	square wave (Note 2)	V <sub>DDB</sub> = 2.5V		6.7	8.7	1
		(11010 2)	V <sub>DDB</sub> = 1.8V		6.3	8.2	1
			V <sub>DDB</sub> = 5V		18	23.3	1
		50MHz	V <sub>DDB</sub> = 3.3V		14.2	18.4	-
		square wave (Note 2)	V <sub>DDB</sub> = 2.5V		12.3	16.1	
		(	V <sub>DDB</sub> = 1.8V		10.5	13.6	1

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## **DC Electrical Characteristics (continued)**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_L = 15\text{pF}, T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}, \text{ unless otherwise noted.}$ Typical values are at V\_{DDA} - V\_{GNDA} = +3.3V, V\_{DDB} - V\_{GNDB} = +3.3V, V\_{GNDA} = V\_{GNDB}, T\_A = +25^\circ\text{C}, \text{ unless otherwise noted.} (Note 1)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS AND OUTPUTS							
		ENIA INIA relative	ENA, INA_ relative to GNDA				
Input High Voltage	V <sub>IH</sub>			V <sub>DDA</sub>			V
	۷IH	ENB, INB relative		0.7 x			V
				V <sub>DDB</sub>			
		ENA, INA_	$1.71 \text{V} \leq \text{V}_{\text{DDA}} \leq 1.89 \text{V}$			0.6	
Input Low Voltage	V <sub>IL</sub>	relative to GNDA	$2.25 V \leq V_DDA \leq 5.5 V$			0.8	V
Input Low Voltage			$1.71V \le V_{\text{DDB}} \le 1.89V$			0.6	v
			$2.25 \text{V} \leq \text{V}_{\text{DDB}} \leq 5.5 \text{V}$			0.8	
	V <sub>HYS</sub>	GNDA or V <sub>INB</sub> _ relative to	MAX1493_A/D		410		mV
Input Hysteresis			MAX1493_B/E		410		
			MAX1493_C/F		80		
Input Leakage Current	۱ <sub>L</sub>	V <sub>INA</sub> = 0 or V <sub>DDA</sub> V <sub>INB</sub> = 0 or V <sub>DDE</sub>		-1		+1	μA
Input Capacitance	C <sub>IN</sub>	INA_, INB_, f = 1M	1Hz		2		pF
EN_ Pullup Current	I <sub>PU</sub>			-4	-2.3	-1	μA
		V <sub>OUTA</sub> _ relative to GNDA, I <sub>OUTA</sub> _ = -4mA (Note 3)		V <sub>DDA</sub> - 0.4			
Output Voltage High	V <sub>OH</sub>	V <sub>OUTB</sub> relative to GNDB, I <sub>OUTB</sub> = -4mA (Note 3)		V <sub>DDB</sub> - 0.4			V
		V <sub>OUTA</sub> _ relative to GNDA, I <sub>OUTA</sub> _ = 4mA (Note 3)				0.4	V
Output Voltage Low	V <sub>OL</sub>	V <sub>OUTB</sub> relative to GNDB, I <sub>OUTB</sub> = 4mA (Note 3)				0.4	

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **Dynamic Electrical Characteristics (MAX1493\_A/D)**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_{L} = 15\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.}) (Notes 1, 2)$ 

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNEL	S						
Common-Mode Transient Immunity	CMTI	IN = GND_ c	r V <sub>DD_</sub> (Note 4)		25		kV/µs
Maximum Data Rate	DR <sub>MAX</sub>			1			Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	INA_ to OUTB_	, INB_ to OUTA_			1	μs
Glitch Rejection		INA_ to OUTB_	, INB_ to OUTA_		32		ns
		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		38.2	54.1	
	<b>+</b>	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		38.7	54.6	
	t <sub>PLH</sub>	INB_ to OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		39.7	55.6	
Propagation Dolay (Figure 1)		$C_L = 15 pF$	$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		42.9	58.4	ne
Propagation Delay (Figure 1)	tphl	INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		38.6	55.3	ns
		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		38.9	55.6	
		INB_to OUTA_, C <sub>L</sub> = 15pF	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		39.8	56.1	-
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		42.3	60.2	
		1+	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		0.4	4.5	ns
Pulse-Width Distortion			$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		0.2	4.3	
	PWD	tplh - tphl	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		0.1	3.9	
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		0.6	4.7	
		$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$				26.6	
		$3.0V \le V_{\text{DDA}}, V_{\text{DDB}} \le 3.6V$				26.6	
	t <sub>SPLH</sub>	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V				26.6	
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 1.89V			26.9	
Part-to-Part (Same Channel)		4.5V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 5.5V			27.9	ns
	4	3.0V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 3.6V			27.7	
	t <sub>SPHL</sub>	2.25V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 2.75V			27.6	
		1.71V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 1.89V			29.7	
		4.5V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 5.5V			6.7	
		3.0V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 3.6V			6.7	
	<sup>t</sup> SCSLH	2.25V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 2.75V			6.7	
Propagation Delay Skew Chan-		1.71V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 1.89V			6.7	
nel-to-Channel (Same Direction)		4.5V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 5.5V			6.7	- ns -
		3.0V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 3.6V			6.7	
	<sup>t</sup> SCSHL	2.25V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 2.75V			6.7	
		1.71V ≤ V <sub>DDA</sub> ,	$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$			6.7	1

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## Dynamic Electrical Characteristics (MAX1493\_A/D) (Continued)

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_{L} = 15\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} = +3.3V, V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.}) (Notes 1, 2)$ 

PARAMETER	SYMBOL	C	CONDITIONS	MIN	TYP	MAX	UNITS
		$4.5V \le V_{DDA}, V_{I}$	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			26.6	
		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$				26.6	
	<sup>t</sup> SCOLH	2.25V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 2.75V			26.6	1
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 1.89V			26.9	
Channel-to-Channel (Opposing Direction)		4.5V ≤ V <sub>DDA</sub> , V <sub>I</sub>	<sub>DDB</sub> ≤ 5.5V			27.9	ns
,		3.0V ≤ V <sub>DDA</sub> , V <sub>I</sub>	<sub>DDB</sub> ≤ 3.6V			27.7	
	<sup>t</sup> SCOHL	2.25V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 2.75V			27.6	
		1.71V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 1.89V			29.7	
Rise Time ( <u>Figure 1</u> )		OUTA /	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		2		
	t <sub>R</sub>	OUTB_, 10% to 90%, CL= 15pF	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		- ns
			$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2		
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		2		
		OUTA_/ OUTB_, 90% to 10%,	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		2		- ns
Fall Time (Figure 1)			$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		
Fall Time ( <u>Figure 1</u> )	tF		$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2		
		C <sub>L</sub> = 15pF	$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		2		
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			5.1	
Enable to Data Valid	<b>t</b>	ENA to OUTA_, ENB to OUTB,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	
	<sup>t</sup> EN	$C_{I} = 15 \text{pF}$	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			6.7	ns
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$			16.3	
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			2.7	- ns
Enable to Three-State	tro	ENA to OUTA_, ENB to OUTB,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	
	t <sub>TRI</sub>	$C_{L}$ = 15pF	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			7.0	
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$			11.7	

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **Dynamic Electrical Characteristics (MAX1493\_B/E)**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_{L} = 15\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.}) (Notes 1, 2)$ 

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNE	LS	-					
Common-Mode Transient Immunity	CMTI	IN = GND_	or V <sub>DD_</sub> (Note 4)		25		kV/µs
Maximum Data Rate	DR <sub>MAX</sub>			25			Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	INA_ to OUTE	B_, INB_ to OUTA_			40	ns
Glitch Rejection		INA_ to OUTE	B_, INB_ to OUTA_		15		ns
		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		20.9	27.5	
	touu	OUTB_, INB_ to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		21.4	28.7	
	<sup>t</sup> PLH	OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		22.4	31.2	
Descention Delay (Figure 4)		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		25.7	36.9	
Propagation Delay (Figure 1)		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		21.1	28.8	ns
		OUTB_, INB_ to OUTA_, C <sub>L</sub> = 15pF	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		21.5	29.8	
	t <sub>PHL</sub>		2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		22.3	31.9	
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		24.9	37.4	
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		0.2	2.6	ns
			$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		0.1	2.6	
Pulse-Width Distortion	PWD	t <sub>PLH</sub> - t <sub>PHL</sub>	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		0.1	2.4	
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		0.7	3.2	
		$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$				11.7	
		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$				11.5	
	t <sub>SPLH</sub>	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$				11.3	
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub>			13.6		
Part-to-Part (Same Channel)		4.5V ≤ V <sub>DDA</sub> ,				9.8	ns
		3.0V ≤ V <sub>DDA</sub> ,				9.8	
	t <sub>SPHL</sub>		, V <sub>DDB</sub> ≤ 2.75V			11.1	
			,, V <sub>DDB</sub> ≤ 1.89V			14.4	
		$4.5V \le V_{DDA}$				3	
		$3.0V \le V_{DDA}$				3	
	<sup>t</sup> SCSLH	-	, V <sub>DDB</sub> ≤ 2.75V			3	
Propagation Delay Skew			, V <sub>DDB</sub> ≤ 1.89V			3	
Channel-to-Channel		$4.5V \le V_{DDA}$				3	- ns -
(Same Direction)		$4.0V \leq V_{DDA}$ , $3.0V \leq V_{DDA}$ ,				3	
	<sup>t</sup> SCSHL					3	
		$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$ $1.71V \le V_{DDA}, V_{DDB} \le 1.89V$				3	-
		$1.7 \text{ IV} \ge \text{VDDA}$	7. ∧DDB > 1.0A ∧			3	

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## Dynamic Electrical Characteristics (MAX1493\_B/E) (Continued)

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_{L} = 15\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ (Notes 1, 2)}$ 

PARAMETER	SYMBOL	0	CONDITIONS	MIN	TYP	MAX	UNITS
		$4.5V \le V_{DDA}, V_{E}$	<sub>DDB</sub> ≤ 5.5V			11.7	
		$3.0V \le V_{DDA}, V_{DDA}$	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			11.5	
	<sup>t</sup> SCOLH	2.25V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 2.75V			11.3	
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 1.89V			13.6	
Channel to Channel (Opposing Direction)		4.5V ≤ V <sub>DDA</sub> , V <sub>E</sub>	<sub>DDB</sub> ≤ 5.5V			9.8	ns
		3.0V ≤ V <sub>DDA</sub> , V <sub>E</sub>	DDB ≤ 3.6V			9.8	
	<sup>t</sup> SCOHL	2.25V ≤ V <sub>DDA</sub> , V	/ <sub>DDB</sub> ≤ 2.75V			11.1	
		1.71V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 1.89V			14.4	
Rise Time ( <u>Figure 1</u> )			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		2		
	1	OUTA_/ OUTB_, 10% to 90%, C <sub>L</sub> = 15pF	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		- ns
	t <sub>R</sub>		2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		2		
			1.71V≤V <sub>DDA</sub> , V <sub>DDB</sub> ≤1.89V		2		
		OUTA_/ OUTB_, 90% to 10%,	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		2		- ns
Fall Times (Figure 4)			$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		
Fall Time ( <u>Figure 1</u> )	t <sub>F</sub>		2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		2		
		C <sub>L</sub> = 15pF	1.71V≤V <sub>DDA</sub> , V <sub>DDB</sub> ≤1.89V		2		
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			5.1	
	4	ENA to OUTA_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	
Enable to Data Valid	t <sub>EN</sub>	ENB to OUTB_, $C_I = 15pF$	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V			6.7	ns
			1.71V≤V <sub>DDA</sub> , V <sub>DDB</sub> ≤1.89V			16.3	
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			2.7	ns
Enable to Three State	<b>+</b>	ENA to OUTA_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	
Enable to Three-State	trri	ENB to OUTB_, - C <sub>L</sub> = 15pF	$2.25 \text{V} \le \text{V}_{\text{DDA}}, \text{V}_{\text{DDB}} \le 2.75 \text{V}$			7.0	
			$1.71V \le V_{\text{DDA}}, V_{\text{DDB}} \le 1.89V$			11.7	

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **Dynamic Electrical Characteristics (MAX1493\_C/F)**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_{L} = 15\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} = +3.3V, V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.}) (Notes 1, 2)$ 

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNE	LS						
Common-Mode Transient Immunity	CMTI	IN = GND_	or V <sub>DD</sub> (Note 4)		25		kV/µs
Maximum Data Rate	DR <sub>MAX</sub>						Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	INA_ to OUTE			6.67	ns	
		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		5.1	7.5	_
		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		5.2	8.1	
	<sup>t</sup> PLH	INB_ to OUTA,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		5.8	9.7	
Proposition Doloy (Figure 1)		$C_L = 15pF$	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		8.1	14	
Propagation Delay (Figure 1)		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		4.9	7.4	ns
	t <sub>PHL</sub>	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		5.3	8.3	
		INB_ to OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		5.9	10.2	1
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		8.2	14.9	
		t <sub>PLH</sub> - t <sub>PHL</sub>	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		0.2	1	
Pulse-Width Distortion	PWD		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		0.1	1	ns.
Puise-widin Distortion	PVU		$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		0.1	1	
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		0.1	1	
		$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$				3.0	
	t	$3.0V \le V_{DDA}$ ,			3.3		
	tSPLH	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$					4.3
Propagation Delay Skew Part-		1.71V ≤ V <sub>DDA</sub>	,, V <sub>DDB</sub> ≤ 1.89V			7.1	nc
to-Part (Same Channel)		$4.5V \le V_{\text{DDA}}, V_{\text{DDB}} \le 5.5V$				2.8	ns
	+	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$				3.4	
	tSPHL	$2.25V \le V_{DDA}$	,, V <sub>DDB</sub> ≤ 2.75V			4.6	
		1.71V ≤ V <sub>DDA</sub>	,, V <sub>DDB</sub> ≤ 1.89V			7.9	
		$4.5V \le V_{DDA}$ ,	$V_{DDB} \le 5.5V$			0.9	
	taaa	$3.0V \le V_{DDA}$ ,	$V_{DDB} \le 3.6V$			1.2	
	tscslh	2.25V ≤ V <sub>DDA</sub>	,, V <sub>DDB</sub> ≤ 2.75V			1.4	
Propagation Delay Skew Channel-to-Channel		1.71V ≤ V <sub>DDA</sub>	,, V <sub>DDB</sub> ≤ 1.89V			1.6	ns
(Same Direction)		$4.5V \le V_{DDA}$ ,	$V_{DDB} \le 5.5V$			0.9	
· /	tocorr	$3.0V \le V_{DDA}$ ,	$V_{\text{DDB}} \le 3.6V$			1.2	
	tSCSHL	$2.25V \le V_{DDA}$			1.4		
		1.71V ≤ V <sub>DDA</sub>	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			1.6	

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## **Dynamic Electrical Characteristics (MAX1493\_C/F) (continued)**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_{L} = 15\text{pF}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.}) (Notes 1, 2)$ 

PARAMETER	SYMBOL	(	CONDITIONS	MIN	TYP	MAX	UNITS	
		4.5V ≤ V <sub>DDA</sub> , V <sub>D</sub>	<sub>DDB</sub> ≤ 5.5V			3		
		3.0V ≤ V <sub>DDA</sub> , V <sub>D</sub>	<sub>DDB</sub> ≤ 3.6V			3.3		
	<sup>t</sup> SCOLH	2.25V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 2.75V			4.3	ns	
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 1.89V			7.1		
Channel-to-Channel (Opposing Direction)		4.5V ≤ V <sub>DDA</sub> , V <sub>D</sub>	DDB ≤ 5.5V			2.8		
		$3.0V \le V_{DDA}, V_{DDA}$	<sub>DDB</sub> ≤ 3.6V			3.4		
	<sup>t</sup> SCOHL	2.25V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 2.75V			4.6		
		1.71V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 1.89V			7.9		
		OUTA /	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		2			
Dies Time (Figure 1)		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2			
Rise Time ( <u>Figure 1</u> )	<sup>t</sup> R	10% to 90%, C <sub>L</sub> = 15pF	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2		ns	
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		2			
		OUTA_/ OUTB_, 90% to 10%, C <sub>L</sub> = 15pF	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		2		ns	
	+_		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2			
Fall Time ( <u>Figure 1</u> )	tF		$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2			
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		2			
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			5.1		
Enable to Data Valid	t	ENA to OUTA_, ENB to OUTB,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5		
	t <sub>EN</sub>	$C_{I} = 15 pF$	$2.25 \text{V} \le \text{V}_{\text{DDA}}, \text{V}_{\text{DDB}} \le 2.75 \text{V}$			6.7		
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$			16.3		
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			2.7		
Enable to Three-State	tro	ENA to OUTA_, ENB to OUTB,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	ne	
	trri	$C_{I} = 15 pF$	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			7.0	ns	
			V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			11.7	1	
		V <sub>DDA</sub> , V <sub>DDB</sub> = 5	.0V		140			
Peak Eye Diagram Jitter	Turkeys	$V_{DDA}, V_{DDB} = 3$	.3V		130		ps	
I Car Lyc Diagram Jiller	T <sub>JIT(PK)</sub>	$V_{DDA}, V_{DDB} = 2.5V$			140		P3	
		V <sub>DDA</sub> , V <sub>DDB</sub> = 1	.8V		160			

## Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **ESD Protection**

PARAMETER	SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS
ESD		Human Body Model, All Pins		±4		kV

Note 1: All devices are 100% production tested at  $T_A = +125^{\circ}$ C. Specifications over temperature are guaranteed by design.

Note 2: Not production tested. Guaranteed by design.

Note 3: All currents into the device are positive. All currents out of the device are negative.

Note 4: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (V<sub>CM</sub> = 1000V).




Figure 1. Test Circuit (A) and Timing Diagram (B)

## Safety Regulatory Approvals

## UL The MAX14934–MAX14936 are certified under UL1577. For more details, refer to File E351759. Rated up to 5000V<sub>RMS</sub> isolation voltage for single protection. **cUL (Equivalent to CSA notice 5A)** The MAX14934-MAX14936 are certified up to 5000V<sub>RMS</sub> for single protection. For more details, refer to File E351759. **VDE**

The MAX14934-MAX14936 are certified to DIN VDE V 0884-11: 2017-01. For details, see file ref. 5015017-4880-0001/272147/TL7/ SCT. Basic Insulation, Maximum Transient Isolation Voltage 8400V<sub>PK</sub>, Maximum Repetitive Peak Isolation Voltage 1200V<sub>PK</sub>

This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

## **IEC Insulation Testing**

TUV
The MAX14934-MAX14936 are tested under TUV.
IEC 60950-1: Up to 1200V <sub>PK</sub> (848V <sub>RMS</sub> ) working voltage for basic insulation.
IEC 61010-1 (ed. 3): Up to 848V <sub>RMS</sub> working voltage for basic insulation. For details, see Technical Report number 095-72100581-100.
IEC 60601-1 (ed. 3): For details see Technical Report number 095-72100581-200.
Basic insulation 1 MOOP, 1200V <sub>PK</sub> (848V <sub>RMS</sub> )
Withstand isolation voltage (Visco) for 60s 5000/crus

Withstand isolation voltage ( $V_{ISO}$ ) for 60s, 5000 $V_{RMS}$ 

#### MAX14934–MAX14936 Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS	
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> x 1.875 (t = 1s, partial discharge < 5pC)	2250	VP	
Maximum Repetitive Peak Isolation Voltage	VIORM	(Note 5)	1200	VP	
Maximum Working Isolation Voltage	VIOWM	Continuous RMS voltage (Note 5)	848	V <sub>RMS</sub>	
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	t = 1s (Note 5)	8400	VP	
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	f <sub>SW</sub> = 60Hz, duration = 60s (Note 5, 6)	5000	V <sub>RMS</sub>	
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	Basic insulation, 1.2/50µs pulse per IEC 61000-4-5 (Note 5, 7)	10	kV	
		V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
Insulation Resistance	R <sub>IO</sub>	$V_{IO} = 500V, 100^{\circ}C \le T_A \le 125^{\circ}C$	> 10 <sup>11</sup>	Ω	
		V <sub>IO</sub> = 500V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	_	
Barrier Capacitance Side A to Side B	CIO	f <sub>SW</sub> = 1MHz (Note 8)	2	pF	
Minimum Creepage Distance	CPG	Wide SOIC	8	mm	
Minimum Clearance Distance	CLR	Wide SOIC	8	mm	
Internal Clearance		Distance through insulation	0.015	mm	
Comparative Tracking Index	CTI	Material Group II (IEC 60112)	575		
Climatic Category			40/125/21		
Pollution Degree (DIN VDE 0110, Table 1)			2		

**Note 5:**  $V_{ISO}$ ,  $V_{IOTM}$ ,  $V_{IOSM}$ ,  $V_{IOWM}$ , and  $V_{IORM}$  are defined by the IEC 60747-5-5 standard. **Note 6:** Products are qualified at  $V_{ISO}$  for 60s and 100% production tested at 120% of  $V_{ISO}$  for 1s. **Note 7:** Devices are immersed in oil during surge characterization.

Note 8: Capacitance is measured with all pins on field-side and logic-side tied together.

## Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **Safety Limits**

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX14934–MAX14936 could dissipate excessive amounts of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues.<u>Table 1</u> shows the safety limits for the MAX14934–MAX14936.

The maximum safety temperature (T<sub>S</sub>) for the device is the 150°C maximum junction temperature specified in the <u>Absolute Maximum Ratings</u>. The power dissipation (P<sub>D</sub>) and junction-to-ambient thermal impedance ( $\theta_{JA}$ ) determine the junction temperature. Thermal impedance values ( $\theta_{JA}$  and  $\theta_{JC}$ ) are available in the <u>Package</u> <u>Information</u> section of the datasheet. Calculate the junction temperature ( $T_J$ ) as:

#### $T_J = T_A + (P_D \times \theta_{JA})$

<u>Figure 2</u> to <u>Figure 3</u> show the thermal derating curves for the safety power limiting and safety current limiting of the devices. Ensure that the junction temperature does not exceed  $150^{\circ}$ C.

#### Table 1. Safety Limiting Values for the MAX14934–MAX14936

PARAMETER	SYMBOL	TEST CONDITIONS		UNITS
Safety Current on Any Pin (No Damage to Isolation Barrier)	I <sub>S</sub>	T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C	300	mA
Total Safety Power Dissipation	PS	T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C	1760	mW
Maximum Safety Temperature	Τ <sub>S</sub>		150	°C




Figure 2. Thermal Derating Curve for Safety Power Limiting





Figure 3. Thermal Derating Curve for Safety Current Limiting

# Four-Channel, 5kVRMS Digital Isolators


## **Typical Operating Characteristics**

(V<sub>DDA</sub> - V<sub>GNDA</sub> = +3.3V, V<sub>DDB</sub> - V<sub>GNDB</sub> = +3.3V, V<sub>GNDA</sub> = V<sub>GNDB</sub>, T<sub>A</sub> = +25°C, unless otherwise noted.)



# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## **Pin Configurations**




## **Pin Description**


	PIN		NAME	FUNCTION	VOLTAGE	
MAX14934	MAX14935	MAX14936		FUNCTION	RELATIVE TO	
1	1	1	V <sub>DDA</sub>	Power Supply. Bypass $V_{DDA}$ with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDA	
2, 8	2, 8	2, 8	GNDA	Ground Reference for Side A	—	
3	3	3	INA1	Logic Input 1 on Side A. INA1 corresponds to OUTB1.	GNDA	
4	4	4	INA2	Logic Input 2 on Side A. INA2 corresponds to OUTB2.	GNDA	
5	5		INA3	Logic Input 3 on Side A. INA3 corresponds to OUTB3.	GNDA	
6	_	_	INA4	Logic Input 4 on Side A. INA4 corresponds to OUTB4.	GNDA	
7	_	_	I.C.	Internally Connected. Leave unconnected or connect to GNDA or $V_{DDA}$ .	_	
_	6	5	OUTA1	Logic Output 1 on Side A	GNDA	
_	—	6	OUTA2	Logic Output 2 on Side A	GNDA	
_	7	7	ENA	Active-High Enable for Side A. ENA has an internal $2\mu$ A pullup to V <sub>DDA</sub> .	GNDA	
9, 15	9, 15	9, 15	GNDB	Ground Reference for Side B	—	
10	10	10	ENB	Active-High Enable for Side B. ENB has an internal $2\mu$ A pullup to V <sub>DDB</sub> .	GNDB	
11	_	_	OUTB4	Logic Output 4 on Side B	GNDB	
_	11	12	INB1	Logic Input 1 on Side B. INB1 corresponds to OUTA1.	GNDB	
_	—	11	INB2	Logic Input 2 on Side B. INB2 corresponds to OUTA2.	GNDB	
12	12	_	OUTB3	Logic Output 3 on Side B	GNDB	
13	13	13	OUTB2	Logic Output 2 on Side B	GNDB	
14	14	14	OUTB1	Logic Output 1 on Side B	GNDB	
16	16	16	V <sub>DDB</sub>	Power Supply. Bypass $V_{DDB}$ with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDB	

# Four-Channel, 5kVRMS Digital Isolators

## **Typical Application Circuits**



# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators



## **Typical Application Circuits (continued)**

## Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

#### **Detailed Description**

The MAX14934–MAX14936 are a family of four-channel digital isolators. The MAX14934–MAX14936 family transfers digital signals between circuits with different power domains. The devices are rated for 5kV<sub>RMS</sub> isolation voltage for 60 seconds. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The devices isolate different ground domains and block high-voltage/ high-current transients from sensitive or human interface circuitry.

The MAX14934–MAX14936 family offers three unidirectional channel configurations for design convenience. The MAX14934 features four channels transferring digital signals in one direction for applications such as isolated digital I/O. The MAX14935 has three channels transmitting data in one direction and one channel transmitting in the opposite direction, making it ideal for applications such as isolated SPI and RS-485 communication. The MAX14936 provides further design flexibility with two channels in each direction for isolated RS-232 or other applications.

Devices are available with data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). Each device can also be ordered with default-high or default-low outputs. This is the state an output will go to when the input side of the device is unpowered.

The devices have two supply inputs, V<sub>DDA</sub> and V<sub>DDB</sub>, that independently set the logic levels on either side of the device. V<sub>DDA</sub> and V<sub>DDB</sub> are referenced to GNDA and GNDB, respectively. The MAX14934–MAX14936 family also features a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

#### **Digital Isolation**

The MAX14934–MAX14936 family provides galvanic isolation for digital signals that are transmitted between two ground domains. Up to  $1200V_{PEAK}$  of continuous isolation is supported, as well as transient differences of up to  $5kV_{RMS}$  for up to 60 seconds.

#### **Level Shifting**

The wide supply voltage range of both V<sub>DDA</sub> and V<sub>DDB</sub> allows the MAX14934–MAX14936 family to be used for level translation in addition to isolation. V<sub>DDA</sub> and V<sub>DDB</sub> can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

#### **Unidirectional Channels**

Each channel of the MAX14934–MAX14936 is unidirectional; it only passes data in one direction, as indicated in the functional diagram. Each device features four unidirectional channels that operate independently with guaranteed data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

#### Startup and Undervoltage Lockout

The V<sub>DDA</sub> and V<sub>DDB</sub> supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the status of the inputs (Table 2). Figure 4 through Figure 7 show the behavior of the outputs during power-up and power-down.

## **Applications Information**

#### **Power-Supply Sequencing**

The MAX14934–MAX14936 do not require special powersupply sequencing. The logic levels are set independently on either side by  $V_{DDA}$  and  $V_{DDB}$ . Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

#### **Power-Supply Decoupling**

To reduce ripple and the chance of introducing data errors, bypass  $V_{DDA}$  and  $V_{DDB}$  with 0.1µF ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power-supply input pins as possible.

#### Layout Considerations

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the high-speed signal layer.
- Keep the area underneath the MAX14934–MAX14936 free from ground and signal planes. Any galvanic or metallic connection between the Side A and Side B defeats the isolation.

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

V <sub>IN</sub>	V <sub>DDA</sub>	V <sub>DDB</sub>	ENA	ENB	V <sub>OUTA</sub>	V <sub>OUTB</sub>
4	Devuend	Powered	1	1	1	1
1	Powered		0	0	Hi-Z	Hi-Z
0		D	1	1	0	0
0	Powered	Powered	0	0	Hi-Z	Hi-Z
X	11.1	Powered	1	1	Default	Default
X	Undervoltage		0	0	Hi-Z	Hi-Z
х		Undervoltage	1	1	Default	Default
	Powered		0	0	Hi-Z	Hi-Z

### Table 2. Output Behavior During Undervoltage Conditions




Figure 4. Undervoltage Lockout Behavior (MAX1493\_A/B/C High)




Figure 6. Undervoltage Lockout Behavior (MAX1493\_D/E/F High)




Figure 5. Undervoltage Lockout Behavior (MAX1493\_A/B/C Low)





Figure 7. Undervoltage Lockout Behavior (MAX1493\_D/E/F Low)

## Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## **Product Selector Guide**



## **Ordering Information**

PART	CHANNEL CONFIGURATION	DATA RATE (Mbps)	OUTPUT	TEMP RANGE (°C)	PIN-PACKAGE
MAX14934AAWE+	4/0	1	Default high	-40 to +125	16 wide SOIC
MAX14934BAWE+	4/0	25	Default high	-40 to +125	16 wide SOIC
MAX14934CAWE+	4/0	150	Default high	-40 to +125	16 wide SOIC
MAX14934DAWE+	4/0	1	Default low	-40 to +125	16 wide SOIC
MAX14934EAWE+	4/0	25	Default low	-40 to +125	16 wide SOIC
MAX14934FAWE+	4/0	150	Default low	-40 to +125	16 wide SOIC
MAX14935AAWE+	3/1	1	Default high	-40 to +125	16 wide SOIC
MAX14935BAWE+	3/1	25	Default high	-40 to +125	16 wide SOIC
MAX14935CAWE+	3/1	150	Default high	-40 to +125	16 wide SOIC
MAX14935DAWE+	3/1	1	Default low	-40 to +125	16 wide SOIC
MAX14935EAWE+	3/1	25	Default low	-40 to +125	16 wide SOIC
MAX14935FAWE+	3/1	150	Default low	-40 to +125	16 wide SOIC
MAX14936AAWE+	2/2	1	Default high	-40 to +125	16 wide SOIC
MAX14936BAWE+	2/2	25	Default high	-40 to +125	16 wide SOIC
MAX14936CAWE+	2/2	150	Default high	-40 to +125	16 wide SOIC
MAX14936DAWE+	2/2	1	Default low	-40 to +125	16 wide SOIC
MAX14936EAWE+	2/2	25	Default low	-40 to +125	16 wide SOIC
MAX14936FAWE+	2/2	150	Default low	-40 to +125	16 wide SOIC

+Denotes a lead(Pb)-free/RoHS-compliant package.

## **Chip Information**

PROCESS: BICMOS

## Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/14	Initial release	—
1	12/14	Removed future product notation from MAX14935DAWE+ in <i>Ordering Information</i> table, changed "basic insulation" to "single protection" in <i>Safety Regulatory Approvals</i> table, and updated third bullet of <i>Many Options Support Broad Applications</i> in <i>Features and Benefits</i> section.	1, 13, 22
2	3/15	Changed future product status for: MAX14934DAWE+, MAX14936AAWE+, MAX14936BAWE+, MAX14936DAWE+, MAX14936EAWE+, and MAX14936FAWE+.	22
3	7/15	Updated <i>Benefits and Features</i> section, <i>Safety Regulatory Approvals</i> , <i>Insulation Characteristics</i> tables, and <i>Pin Configuration</i> tables.	1, 13, 14, 16
4	4/16	Fixed typos, updated Safety Regulatory Approvals, and updated Ordering Information/ Selection Guide.	1, 13, 14, 21
5	5/16	Updated TUV information and created IEC Insulation Testing table	1, 13
6	1/17	Updated Figure 1 text and removed VDE pending	1, 13, 14
9	11/20	Updated General Description, Dynamic Electrical Characteristics (MAX1493_A/D), Dynamic Electrical Characteristics (MAX1493_B/E), Dynamic Electrical Characteristics (MAX1493_C/F), Safety Regulatory Approvals, Typical Operating Circuits, and Layout Considerations sections; added Safety Limits and Product Selector Guide sections; added new Figures 2 and 3, and renumbered subsequent figures; added Table 1 and renumbered subsequent tables; added a Product Selector Guide	1, 5–10, 14–24

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.