TPS568231 Step-Down Converter Evaluation Module User's Guide



ABSTRACT

This user's guide contains information for the TPS568231 as well as support documentation for the TPS568231EVM evaluation module. This document also includes the performance specifications, board layout, schematic, and the list of materials of the TPS568231EVM.

Table of Contents

3.1 Output Voltage Setpoint. 3.2 Adjustable UVLO. 4.2 Start-Up and Results 4.1 Input and Output Connections. 4.2 Start-Up. 4.3 Start-Up. 4.5 Output Voltage Ripple. 5 Board Layout. 5.1 Layout. 6 Board Profile, Schematic, and List of Materials. 6.1 Board Profile. 6.2 Schematic. 6.3 List of Materials. 7 References. List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). Figure 5-1. Top Assembly. Figure 5-3. Inner1 Layer. Figure 5-3. Inner1 Layer. Figure 6-1. Top View of TPS568231 EVM. Figure 6-1. Top View of TPS568231 EVM. Figure 6-2. Bottom View of TPS568231 EVM. Figure 6-3. TPS568231 EVM Schematic Diagram. List of Tables Table 1-1. Input Voltage and Output Current Summary. Table 2-1. TPS568231 EVM Performance Specifications Summary. Table 2-1. TPS568231 EVM Performance Specifications Summary. Table 3-1. Recommended Component Values. Table 3-1. Recommended Component Values. Table 3-1. Recommended Component Values.	1 Introduction	3
3 Modifications	2 Performance Specification Summary	3
3.2 Adjustable UVLO		
3.2 Adjustable UVLO	3.1 Output Voltage Setpoint.	4
4 Test Setup and Results. 4.1 Input and Output Connections 4.2 Start-Up Procedure 5.4.3 Start-Up. 6.4.4 Shutdown 6.4.5 Output Voltage Ripple 75 Board Layout 5.1 Layout. 8.6 Board Profile, Schematic, and List of Materials 6.1 Board Profile, Schematic, and List of Materials 6.1 Board Profile 6.3 List of Materials 7 References List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6.7 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6.7 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 7 Figure 5-2. Top Layer. 7 Figure 5-3. Inner¹ Layer. 7 Figure 5-4. Inner² Layer. 7 Figure 6-1. Top View of TPS568231EVM. 7 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 1 Table 6-1. Top View of TPS568231EVM Schematic Diagram. 1 List of Tables Table 1-1. Input Voltage and Output Current Summary. 1 Table 3-1. Recommended Component Values.		
4.2 Start-Up Procedure 4.3 Start-Up. 6.4.3 Start-Up. 6.4.4 Shutdown. 6.4.5 Output Voltage Ripple. 7 5 Board Layout. 5.1 Layout. 8 6 Board Profile, Schematic, and List of Materials. 6.1 Board Profile 6.2 Schematic. 6.3 List of Materials. 7 References. 12 List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). Figure 5-2. Top Layer. Figure 5-3. Inner1 Layer. Figure 5-4. Inner2 Layer. Figure 5-5. Bottom Layer. Figure 6-2. Bottom View of TPS568231EVM. Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 12 List of Tables Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 3-1. Recommended Component Values. 15 Table 3-1. Recommended Component Values. 16 Table 3-1. Connection and Test Points.		
4.2 Start-Up Procedure 4.3 Start-Up. 6.4.3 Start-Up. 6.4.4 Shutdown. 6.4.5 Output Voltage Ripple. 7 5 Board Layout. 5.1 Layout. 8 6 Board Profile, Schematic, and List of Materials. 6.1 Board Profile 6.2 Schematic. 6.3 List of Materials. 7 References. 12 List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). Figure 5-2. Top Layer. Figure 5-3. Inner1 Layer. Figure 5-4. Inner2 Layer. Figure 5-5. Bottom Layer. Figure 6-2. Bottom View of TPS568231EVM. Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 12 List of Tables Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 3-1. Recommended Component Values. 15 Table 3-1. Recommended Component Values. 16 Table 3-1. Connection and Test Points.	4.1 Input and Output Connections	5
4.3 Start-Up. 6 4.4 Shutdown. 6 4.5 Output Voltage Ripple. 7 5 Board Layout. 8 5.1 Layout. 8 6 Board Profile, Schematic, and List of Materials. 11 6.1 Board Profile. 11 6.2 Schematic. 12 6.3 List of Materials. 12 6.3 List of Materials. 13 7 References. 14 List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-3. Inner1 Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom Layer. 10 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Schematic Diagram. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5	4.2 Start-Up Procedure	5
4.5 Output Voltage Ripple. 7 5 Board Layout. 8 5.1 Layout. 8 6 Board Profile, Schematic, and List of Materials. 11 6.1 Board Profile. 11 6.2 Schematic. 12 6.3 List of Materials. 13 7 References. 14 List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 12 Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 3-1. Recommended Component Values. 15	·	
4.5 Output Voltage Ripple. 7 5 Board Layout. 8 5.1 Layout. 8 6 Board Profile, Schematic, and List of Materials. 11 6.1 Board Profile. 11 6.2 Schematic. 12 6.3 List of Materials. 13 7 References. 14 List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 12 Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 2-1. TPS568231EVM Performance Specifications Summary. 13 Table 3-1. Recommended Component Values. 15	4.4 Shutdown	6
5 Board Layout. 8 5 Board Profile, Schematic, and List of Materials. 11 6.1 Board Profile. 11 6.2 Schematic. 12 6.3 List of Materials. 13 7 References. 14 List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 µs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 µs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 µs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 9 Figure 5-5. Bottom Layer. 9 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance S		
6 Board Profile, Schematic, and List of Materials 11 6.1 Board Profile 11 6.2 Schematic 12 6.3 List of Materials 13 7 References 14 List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM 11 Figure 6-2. Bottom View of TPS568231EVM 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. Table 2-1. TPS568231EVM Performance Specifications Summary. Table 3-1. Recommended Component Values. Table 4-1. Connection and Test Points.		
6.1 Board Profile	5.1 Layout	8
6.1 Board Profile	6 Board Profile, Schematic, and List of Materials	11
6.3 List of Materials		
List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer 9 Figure 5-5. Bottom Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM 11 Figure 6-2. Bottom View of TPS568231EVM 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values 4 Table 4-1. Connection and Test Points. 5	6.2 Schematic	12
List of Figures Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div)	6.3 List of Materials	13
Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5	7 References	14
Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5		
Figure 4-1. Start-Up Relative to EN, I _{OUT} = 4 A (4 ms/div). 6 Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5	List of Figures	
Figure 4-2. Shutdown Relative to EN, I _{OUT} = 4 A (200 μs/div). 6 Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 A (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5		6
Figure 4-3. TPS568231 Output Voltage Ripple, I _{OUT} = 0.01 Å (80 μs/div). 7 Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5		
Figure 4-4. TPS568231 Output Voltage Ripple, I _{OUT} = 8A (2 μs/div). 7 Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5		
Figure 5-1. Top Assembly. 8 Figure 5-2. Top Layer. 9 Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5		
Figure 5-3. Inner1 Layer. 9 Figure 5-4. Inner2 Layer. 10 Figure 5-5. Bottom Layer. 10 Figure 6-1. Top View of TPS568231EVM. 11 Figure 6-2. Bottom View of TPS568231EVM. 11 Figure 6-3. TPS568231EVM Schematic Diagram. 12 List of Tables Table 1-1. Input Voltage and Output Current Summary. 3 Table 2-1. TPS568231EVM Performance Specifications Summary. 3 Table 3-1. Recommended Component Values. 4 Table 4-1. Connection and Test Points. 5		
Figure 5-4. Inner2 Layer	Figure 5-2. Top Layer	g
Figure 5-5. Bottom Layer	Figure 5-3. Inner1 Layer	<u>9</u>
Figure 6-1. Top View of TPS568231EVM	Figure 5-4. Inner2 Layer	10
Figure 6-2. Bottom View of TPS568231EVM	Figure 5-5. Bottom Layer	10
List of Tables Table 1-1. Input Voltage and Output Current Summary	Figure 6-1. Top View of TPS568231EVM	11
List of Tables Table 1-1. Input Voltage and Output Current Summary	Figure 6-2. Bottom View of TPS568231EVM	11
Table 1-1. Input Voltage and Output Current Summary	Figure 6-3. TPS568231EVM Schematic Diagram	12
Table 1-1. Input Voltage and Output Current Summary		
Table 2-1. TPS568231EVM Performance Specifications Summary	List of Tables	
Table 3-1. Recommended Component Values	Table 1-1. Input Voltage and Output Current Summary	3
Table 3-1. Recommended Component Values	Table 2-1. TPS568231EVM Performance Specifications Summary	3
	Table 3-1. Recommended Component Values	4
Table 6-1. List of Materials	Table 4-1. Connection and Test Points	5
	Table 6-1. List of Materials	13



Trademarks www.ti.com

Trademarks

D-CAP3[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners. www.ti.com Introduction

1 Introduction

The TPS568231 is a single, D-CAP3[™] control mode, synchronous buck converter requiring a very low external component count. The TPS568231 is a high-efficiency, cost effective, low quiescent current synchronous buck converter with integrated FETs. A mode pin is used to select output current limit, switching frequency, and forced continuous conduction mode (FCCM) and discontinuous conduction mode (DCM) operation. The device uses D-CAP3 control mode to provide a fast transient response, good line, load regulation, no requirement for external compensation, and supports low ESR output capacitors. Additionally, the TPS568231 provides adjustable soft start, undervoltage lockout inputs and a power-good output. Rated input voltage and output current ranges for the evaluation module are given in Table 1-1.

The TPS568231EVM evaluation module (EVM) is a single, synchronous buck converter providing 1.2 V at 8 A from 4.5-V to 17-V input. This user's guide describes the TPS568231EVM performance.

Table 1-1. Input Voltage and Output Current Summary

EVM	Input Voltage (V _{IN}) Range	Output Current (I _{OUT}) Range		
TPS568231EVM	4.5 V to 17 V	0 A to 8 A		

2 Performance Specification Summary

A summary of the TPS568231EVM performance specifications is provided in Table 2-1. Specifications are given for an input voltage of 12 V and an output voltage of 1.2 V, unless otherwise noted. The ambient temperature is 25°C for all measurement, unless otherwise noted.

Table 2-1. TPS568231EVM Performance Specifications Summary

iable 1 ii ii occope i prominance operatione camma,						
	Specifications	Test Conditions	MIN	TYP	MAX	Unit
V _{IN}	Input voltage		4.5	12	17	V
	Output voltage			1.2		V
	Operating frequency	V _{IN} = 12 V, I _{OUT} = 4A		800		kHz
CH1	Output current range		0		8	Α
	Overcurrent limit	V _{IN} = 12 V, L _{OUT} = 0.68 μH		9.4		Α
	Output ripple voltage	V _{IN} = 12 V, I _{OUT} = 8A		10		mV_{PP}

Modifications Very Instruments

www.ti.com

3 Modifications

This evaluation module is designed to provide access to the features of the TPS568231. Some modifications can be made to this module.

3.1 Output Voltage Setpoint

To change the output voltage of the EVM, change the value of resistor R7 (R_{UPPER}) and R9 (R_{LOWER}). The value of R7 and R9 for a specific output voltage can be calculated using Equation 1, and refer to Table 3-1 for some recommendation values. See the *TPS568231 3.8-V to 17-V Input*, 8-A Synchronous Step-Down Converter data sheet. See Table 3-1 to set the switching frequency.

$$V_{OUT} = 0.6 \times (1 + \frac{R_{UPPER}}{R_{LOWER}})$$
 (1)

Table 3-1. Recommended Component Values

V _{OUT} (V)	R _{LOWER} (kΩ)	R _{UPPER} (kΩ)	f _{SW} (kHz)	L _{OUT} (µH)	C _{OUT(min)} (μF)	C _{OUT(max)} (μF)	C _{FF} (PF)
		400	0.68	300	500	_	
0.6	10	0	800	0.47	100	500	_
			1200	0.33	88	500	_
		400	1.2	100	500	_	
1.2	10	10	800	0.68	88	500	_
			1200	0.47	88	500	_
			400	2.4	88	500	100-220
3.3	10	45.3	800	1.5	88	500	100-220
		1200	1.2	88	500	100-220	
			400	3.3	88	500	100-220
5.5	10	82.5	800	2.4	88	500	100-220
			1200	1.5	88	700	100-220

3.2 Adjustable UVLO

The undervoltage lockout (UVLO) can be adjusted externally using R1 ($R_{EN(TOP)}$) and R2 ($R_{EN(BOT)}$). See the TPS568231 3.8-V to 17-V Input , 8-A Synchronous Step-Down Converter data sheet for detailed instructions for setting the external UVLO.

www.ti.com Test Setup and Results

4 Test Setup and Results

This section describes how to properly connect, set up, and use the TPS568231EVM. The section also includes test results typical for the evaluation modules, includes power on, power off, and voltage ripple.

4.1 Input and Output Connections

The TPS568231EVM is provided with input and output connectors and test points as shown in Table 4-1. A power supply capable of supplying 6 A must be connected to J1 through a pair of 20-AWG wires. The load must be connected to J2 through a pair of 20-AWG wires. The maximum load current capability is 8 A. Wire lengths must be minimized to reduce losses in the wires. Test point TP2 provides a place to monitor the V_{IN} input voltages with TP4 providing a convenient ground reference. TP7 is used to monitor the output voltage with TP10 as the ground reference.

Table 4-1. Connection and Test Points

Reference Designator	Function			
J1	V _{IN} (see Table 1-1 for V _{IN} range)			
J2	V _{OUT} , 1.2 V at 8-A maximum			
J3	En Control. Short pin1 and pin2 to make EN low. Short pin2 and pin3 to make EN high.			
J4	V _{IN} positive monitor point			
J5	GND monitor test point			
J6	GND monitor test point			
J7	PGOOD monitor test point			
J8	VREG5 monitor test point			
J9	MODE monitor test point			
J10	Soft Start test point			
J11	Switch node test point			
J12	Loop test point			
J13	GND monitor test point			
J14	V _{OUT} positive monitor point			
J15	GND monitor test point			
J16	GND monitor test point			
TP2	V _{IN} positive monitor point			
TP4	GND monitor test point			
TP7	V _{OUT} positive monitor point			
TP10	GND monitor test point			

4.2 Start-Up Procedure

- 1. Ensure that the J3 (Enable control) pins 1 and 2 are shorted to shunt EN to GND, disabling the output.
- 2. Apply appropriate input voltage to VIN (J1-2) or TP2 and GND (J1-1) or TP4. Note that the board cannot support hot plug-in. Connect the input lines between J1 and external power source first before turning on the power source.
- 3. Disconnect J3 (Enable control) pins 1 and 2 (EN and L). Ensure that pins 2 and 3 (EN and H) are shorted, then the output can be enabled.
- 4. Apply the loading to VOUT (J2-1) or TP7 and GND (J2-2) or TP10.

4.3 Start-Up

The TPS568231EVM start-up waveform relative to EN is shown in Figure 4-1.




Figure 4-1. Start-Up Relative to EN, I_{OUT} = 4 A (4 ms/div)

4.4 Shutdown

The TPS568231EVM shutdown waveform relative to EN is shown in Figure 4-2.




Figure 4-2. Shutdown Relative to EN, I_{OUT} = 4 A (200 μ s/div)



4.5 Output Voltage Ripple

The TPS568231EVM output voltage ripple is shown in Figure 4-3 and Figure 4-4. The output currents are as indicated.




Figure 4-3. TPS568231 Output Voltage Ripple, I_{OUT} = 0.01 A (80 μ s/div)




Figure 4-4. TPS568231 Output Voltage Ripple, I_{OUT} = 8A (2 μ s/div)

STRUMENTS Board Layout www.ti.com

5 Board Layout

This section provides a description of the TPS568231EVM, board layout, and layer illustrations.

5.1 Layout

The board layout for the TPS568231EVM is shown in Figure 5-1 to Figure 5-5. The TPS568231EVM is with four layers. The top layer contains the main power traces for VIN, VOUT, SW, and GND. Also, on the top layer are connections for the pins of the TPS568231 and a large area filled with ground. Most of the signal traces are also located on the top side. The input decoupling capacitors are located as close to the VIN pins and PGND pins of the IC as possible. The internal layer-1 is dedicated ground plane. The internal layer-2 contains an additional large ground copper area as well as an additional VIN and VOUT copper fill. The bottom layer is a ground plane along with 4 traces for VIN, VOUT, EN, and BOOT connection.




Figure 5-1. Top Assembly






Figure 5-2. Top Layer




Figure 5-3. Inner1 Layer

Board Layout www.ti.com




Figure 5-4. Inner2 Layer




Figure 5-5. Bottom Layer



6 Board Profile, Schematic, and List of Materials 6.1 Board Profile

Figure 6-1 is the top view for the TPS568231EVM.



Figure 6-1. Top View of TPS568231EVM

Figure 6-2 is the bottom view for the TPS568231EVM.




Figure 6-2. Bottom View of TPS568231EVM



6.2 Schematic

Figure 6-3 is the schematic for the TPS568231EVM.




Figure 6-3. TPS568231EVM Schematic Diagram



6.3 List of Materials

Table 6-1 displays the TPS568231EVM list of materials.

Table 6-1. List of Materials

Designator	Qty	Description	Part Number ⁽¹⁾	Manufacturer
PCB1	1	Printed Circuit Board	BSR191	Any
C1, C2, C9	3	Capacitor, ceramic, 0.1 µF, 25 V, ±10%, X7R, 0603	GRM188R71E104KA01D	MuRata
C3, C4, C5, C6	4	Capacitor, ceramic, 22 μF, 35 V, ±20%, X5R, 0805	C2012X5R1V226M125AC	TDK
C7	1	Capacitor, ceramic, 0.047 µF, 50 V, ±10%, X7R, 0603	GRM188R71H473KA61D	MuRata
C8	1	Capacitor, ceramic, 4.7 μF, 10 V, ±10%, X5R, 0805	C0603C475K8PACTU	Kemet
C11, C12, C13, C14	4	Capacitor, ceramic, 47 μF, 10 V, ±20%, X5R, 0805	GRM21BR61A476ME15L	MuRata
C17	1	Capacitor, ceramic, 0.01 μF, 50 V, ±20%, X7R, 0603	C1608X7R1H103K080AA	TDK
D1	1	Diode, Zener, 5.1 V, 500 mW, SOD-123	MMSZ5231B-7-F	Diodes Inc.
J1, J2	2	Terminal Block, 5.08 mm, 2 × 1, Brass, TH	ED120/2DS	On-Shore Technology
J3	1	Header, 100mil, 3 × 1, Gold, TH	HTSW-103-09-G-S	Samtec
J4, J5, J6, J7, J8, J9, J10, J11, J12, J13, J14, J15, J16	13	Header, 2.54 mm, 1 × 1, Gold, TH	61300111121	Wurth Elektronik
L1	1	Inductor, Shielded Drum Core, Powdered Iron, 680 nH, 15.5 A, 0.005 Ω , SMD	IHLP2525CZERR68M01	Vishay-Dale
LBL1	1	Thermal Transfer Printable Labels, 1.250" W × 0.250" H - 10,000 per roll	THT-13-457-10	Brady
R1	1	Resistor, 57.6 k, 1%, 0.1 W, 0603	CRCW060357K6FKEA	Vishay-Dale
R2	1	Resistor, 12.1 k, 1%, 0.1 W, 0603	CRCW060312K1FKEA	Vishay-Dale
R3	1	Resistor, 10.0 k, 1%, 0.1 W, 0603	CRCW060310K0FKEA	Vishay-Dale
R4	1	Resistor, 82.0 k, 1%, 0.1 W, 0603	RC0603FR-0782KL	Yageo
R5	1	Resistor, 51.0 k, 1%, 0.1 W, 0603	RC0603FR-0751KL	Yageo
R6	1	Resistor, 0, 5%, 0.1 W, 0603	MCR03EZPJ000	Rohm
R7, R9	2	Resistor, 30 k, 1%, 0.1 W, 0603	RC0603FR-0730KL	Yageo
R10	1	Resistor, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	CRCW06030000Z0EA	Vishay-Dale
TP2, TP4, TP7, TP10	4	Terminal, Turret, TH, Double	1502-2	Keystone
U1	1	3.8-V to 17-V Input, 8-A Synchronous Step-Down Voltage Regulator	TPS568231RNNR	Texas Instruments
C15, C16	0	Capacitor, ceramic, 47 μF, 10 V, ±20%, X5R, 0805	GRM21BR61A476ME15L	MuRata
C10	0	Capacitor, ceramic, 56 pF, 50 V, ±5%, C0G/NP0, 0603	GRM1885C1H560JA01D	MuRata
R8	0	Resistor, 0, 5%, 0.1 W, 0603	MCR03EZPJ000	Rohm
FID1, FID2, FID3	0	Fiducial mark. There is nothing to buy or mount.	N/A	N/A

⁽¹⁾ Unless otherwise noted in the Alternate Part Number or Alternate Manufacturer columns, all parts can be substituted with equivalents.



7 References

Texas Instruments, TPS568231 3.8 V to 17 V Input, 8-A Synchronous Step-Down Converter data sheet

STANDARD TERMS FOR EVALUATION MODULES

- Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or
 documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance
 with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 Tl's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. Tl's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by Tl and that are determined by Tl not to conform to such warranty. If Tl elects to repair or replace such EVM, Tl shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGREDATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- · Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types lated in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

3.3 Japan

- 3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
 http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page
- 3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page

3.4 European Union

3.4.1 For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

- 4 EVM Use Restrictions and Warnings:
 - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
 - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
 - 4.3 Safety-Related Warnings and Restrictions:
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
 - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- 5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

6. Disclaimers:

- 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
- 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

- Limitations on Damages and Liability:
 - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TIMORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.
 - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated