

# 4-Mbit (512 K × 8) Static RAM

### **Features**

- Temperature ranges

  □ Commercial: 0 °C to 70 °C

  □ Industrial: -40 °C to 85 °C
- High speed
  □ t<sub>AA</sub> = 8 ns
- Low active power □ 360 mW (max)
- 2.0 V data retention
- Automatic power down when deselected
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with CE and OE features

### **Functional Description**


The CY7C1049CV33 is a high performance Complementary metal oxide semiconductor (CMOS) Static RAM organized as 524,288 words by eight bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ), and three-state drivers. Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are place<u>d in</u> a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049CV33 is available in standard 44-pin TSOP II package with center power and ground (revolutionary) pinout.

## **Logic Block Diagram**



# CY7C1049CV33



# Contents

Selection Guide	3
Pin Configuration	
Pin Definitions	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	4
Thermal Resistance	
AC Test Loads and Waveforms	5
AC Switching Characteristics	6
Switching Waveforms	
Truth Table	

Ordering Information	9
Ordering Code Definitions	
Package Diagram	
Acronyms	11
Document Conventions	
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	13




### **Selection Guide**

Description	-8	-10	Unit
Maximum access time	8	10	ns
Maximum operating current	100	100	mA
Maximum CMOS standby current	10	10	mA

# **Pin Configuration**

Figure 1. 44-pin TSOP II (Top View)



## **Pin Definitions**

Pin Name	44-pin TSOP II Pin Number	I/O Type	Description
A <sub>0</sub> -A <sub>18</sub>	3–7,16–20,26–30, 38–41	Input	Address inputs used to select one of the address locations.
I/O <sub>0</sub> –I/O <sub>7</sub>	9, 10, 13, 14, 31, 32, 35, 36	Input/Output	<b>Bidirectional data I/O lines.</b> Used as input or output lines depending on operation.
NC <sup>[1]</sup>	1, 2, 21, 22, 23, 24, 25, 42, 43, 44	No connect	No connects. This pin is not connected to the die.
WE	15	Input/Control	Write Enable input, active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
CE	8	Input/Control	Chip Enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	37	Input/Control	Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins.
V <sub>SS</sub> , GND	12, 34	Ground	Ground for the device. Should be connected to ground of the system.
V <sub>CC</sub>	11, 33	Power supply	Power supply inputs to the device.

### Note

<sup>1.</sup> NC pins are not connected on the die.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with Supply voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[2]}$  .....-0.5 V to +4.6 V

DC voltage applied to outputs	
DC voltage applied to outputs in High Z State <sup>[2]</sup>	0.5 V to V <sub>CC</sub> + 0.5 V
Input Voltage <sup>[2]</sup>	0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Current into Outputs (LOW)	20 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	3.3 V $\pm$ 0.3 V
Industrial	-40 °C to +85 °C	3.3 V ± 0.3 V

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	-8		-10		Unit
Parameter	Description	rest conditions	Min	Max	Min	Max	Ullit
V <sub>OH</sub>	Output HIGH voltage	$V_{CC}$ = Min; $I_{OH}$ = $-4.0$ mA	2.4	_	2.4	_	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min; I <sub>OL</sub> = 8.0 mA	_	0.4	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW voltage <sup>[2]</sup>		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input load current	$GND \le V_I \le V_C$	<b>–1</b>	+1	<b>–1</b>	+1	μΑ
Icc	V <sub>CC</sub> operating supply current	$V_{CC} = Max, f = f_{MAX} = 1/t_{RC}$	_	100	_	100	mA
I <sub>SB1</sub>	Automatic CE power down current —TTL inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{\text{CE}} \geq \text{V}_{IH}, \text{V}_{IN} \geq \text{V}_{IH} \text{ or} \\ &\text{V}_{IN} \leq \text{V}_{IL}, \text{ f} = \text{f}_{MAX} \end{aligned}$	_	40	_	40	mA
I <sub>SB2</sub>	Automatic CE power down current —CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$ , $V_{IN} \ge V_{CC} - 0.3 \text{ V}$ , or $V_{IN} \le 0.3 \text{ V}$ , f = 0	-	10	-	10	mA

# Capacitance

Parameter <sup>[3]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1  \text{MHz}$ , $V_{CC} = 3.3  \text{V}$	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF

### **Thermal Resistance**

Parameter <sup>[3]</sup>	Description	Test Conditions	44-pin TSOP-II	Unit
$\Theta_{JA}$	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	41.66	°C/W
$\Theta_{\sf JC}$	Thermal resistance (Junction to case)		10.56	°C/W


### Notes

- AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 on page 5 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 on page 5 (c).
   Tested initially and after any design or process changes that may affect these parameters.



## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms [4]



### Note

<sup>4.</sup> AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).



## **AC Switching Characteristics**

Over the Operating Range

<b>D</b> [5]	B		-8		10	
Parameter [5]	Description	Min	Max	Min	Max	Unit
Read Cycle			1	•	•	
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (typical) to the first access	100	_	100	_	μS
t <sub>RC</sub>	Read cycle time	8	_	10	_	ns
t <sub>AA</sub>	Address to data valid	_	8	_	10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	_	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	8	_	10	ns
t <sub>DOE</sub>	OE LOW to data valid	_	5	_	5	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7]</sup>	0	_	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 8]</sup>	_	4	_	5	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3	_	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 8]</sup>	_	4	_	5	ns
t <sub>PU</sub>	CE LOW to power up	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power down	_	8	_	10	ns
Write Cycle [9	9, 10]	<u>.</u>				
t <sub>WC</sub>	Write cycle time	8	_	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	6	_	7	_	ns
t <sub>AW</sub>	Address setup to write end	6	_	7	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	6	_	7	_	ns
t <sub>SD</sub>	Data setup to write end	4	_	5	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3	_	3	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7, 8]</sup>	_	4	_	5	ns

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.

- test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
   the power gives the minimum amount of time that the power supply should be at stable, typical V<sub>CC</sub> values until the first memory access can be performed.
   At any temperature and voltage condition, the power supply should be at stable, typical V<sub>CC</sub> values until the first memory access can be performed.
   the power is less than the power supply should be at stable, typical V<sub>CC</sub> values until the first memory access can be performed.
   At any temperature and voltage condition, the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power is less than the power supply should be performed.
   the power should be perform



# **Switching Waveforms**

Figure 3. Read Cycle No. 1 (Address Transition Controlled)  $^{[11,\ 12]}$ 





Figure 4. Read Cycle No. 2 (OE Controlled) [12, 13]



- 11. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>. 12. <u>WE</u> is HIGH for read cycles.
- 13. Address valid before or similar to  $\overline{\text{CE}}$  transition LOW.



# Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 (WE Controlled, OE HIGH During Write) [14, 15]





Figure 6. Write Cycle No. 2 (WE Controlled, OE LOW) [15]



<sup>14.</sup> Data I/O is high impedance if  $\overline{\mathsf{OE}} = \mathsf{V}_{\mathsf{IH}}$ .

15. If  $\overline{\mathsf{CE}}$  goes HIGH simultaneously with  $\overline{\mathsf{WE}}$  HIGH, the output remains in high impedance state.

16. During this period, the I/Os are in output state. Do not apply input signals.




### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Χ	Х	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Χ	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
	8	CY7C1049CV33-8ZSXC	51-85087	44-pin TSOP II (Pb-free)	Commercial
Ī	10	CY7C1049CV33-10ZXI	51-85087	44-pin TSOP II (Pb-free)	Industrial


# **Ordering Code Definitions**





# **Package Diagram**

Figure 7. 44-pin TSOP Z44-II, 51-85087





# Acronyms

Acronym	Description		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
RAM	random access memory		
SRAM	static random access memory		
TSOP	thin small outline package		
TTL	transistor-transistor logic		
WE	write enable		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	Mega Hertz			
μΑ	micro Amperes			
μs	micro seconds			
mA	milli Amperes			
mm	milli meter			
ms	milli seconds			
mW	milli Watts			
ns	nano seconds			
Ω	ohms			
%	percent			
pF	pico Farad			
V	Volts			
W	Watts			



# **Document History Page**

Document Title: CY7C1049CV33, 4-Mbit (512 K × 8) Static RAM Document Number: 38-05006						
Rev.	ECN	Orig. of Change	Submission Date	Description of Change		
**	112569	HGK	03/06/02	New data sheet		
*A	114091	DFP	04/25/02	Changed Tpower unit from ns to μs		
*B	116479	CEA	09/16/02	Add applications foot note to data sheet, page 1.		
*C	262949	RKF	See ECN	Added Automotive-E Specs Added $\Theta_{\rm JA}$ and $\Theta_{\rm JC}$ values on Page #3.		
*D	300091	RKF	See ECN	Added -20-ns Speed bin		
*E	344595	SYT	See ECN	Added Pb-free package on page #8 Removed shading for CY7C1049CV33-15ZSXE in the ordering Information on page 9		
*F	2615344	VKN/PYRS	12/03/08	Added Automotive-A information Removed 8 ns and 20 ns speed bins, Changed $t_{POWER}$ spec from 1 $\mu s$ to 100 $\mu s$ , Updated Ordering Information table.		
*G	2841563	NXR/	01/07/2010	Added CY7C1049CV33-10VXA to Ordering Info table.		
*H	2898958	AJU	03/25/10	Removed inactive parts from the ordering information table. Updated package diagrams.		
*	2954734	AJU	06/30/2010	New Part Number added CY7C1049CV33-10ZXC to Ordering Info table.		
*J	3072834	PRAS	11/12/2010	Removed obsolete parts and updated package diagram.		
*K	3185812	PRAS	03/02/2011	Updated Features. Updated Functional Description. Updated Selection Guide (Added 8 ns speed grade devices and removed 10 ns, 12 ns, and 15 ns speed grade devices). Removed Figure 36-pin SOJ (Top View) in Pin Configuration. Updated Electrical Characteristics (Added 8 ns speed grade devices and removed 10 ns, 12 ns, and 15 ns speed grade devices). Deleted 36-pin SOJ column in Thermal Resistance. Updated AC Switching Characteristics (Added 8 ns speed grade devices and removed 10 ns, 12 ns, and 15 ns speed grade devices). Added Units of Measure. Dislodged Automotive information to 001-67511. Removed SOJ package related information in all instances in the document.		
* <b>L</b>	3250938	PRAS	05/25/11	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Selection Guide (Added 10 ns speed grade devices). Updated Electrical Characteristics (Added 10 ns speed grade devices). Updated Note 2 in page 4 as "AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 on page 5 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 on page 5 (c)". Updated Figure 2. Updated Note 4 in page 5 as "AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c)". Updated AC Switching Characteristics (Added 10 ns speed grade devices). Updated Ordering Information (Included CY7C1049CV33-10ZXI).		
*M	3282230	AJU	06/14/2011	Updated in new template.		



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2002-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05006 Rev. \*M

Revised June 14, 2011

Page 13 of 13