TET3200-12-069xA AC-DC / HVDC Front-End Power Supplies

The TET3200 Series is a 3200 Watt AC-DC power-factor-corrected (PFC) or DC/DC power supply that converts standard AC mains power or high voltage DC bus voltages into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The TET3200-12-069xA meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).

Key Features & Benefits

- Best-in-class, Titanium efficiency
- Universal input voltage range: 90 300 VAC
- AC input with power factor correction
- DC input voltage range: 180 410 VDC
- Hot-plug capable
- Parallel operation with active current sharing thru analog bus
- Full digital controls for improved performance
- High density design: 33.8 W/in³
- Small form factor: 555 x 69 x 40.5 mm (21.85 x 2.72 x 1.60 in)
- I2C communication interface with Power Management Bus protocol for monitoring, control, and firmware update via bootloader
- Overtemperature, output overvoltage and overcurrent protection
- RoHS Compliant
- 2 Status LEDs: AC OK and DC OK with fault signaling
- Safety approved to UL/CSA 62368-1, IEC/EN 62368-1 & IEC/EN 60950-1
- Three US patents (US 6,970,366 B2; US 8,503,199 B1; US9,166,498 B2) and three US patents pending

Applications

- High Performance Servers
- Routers
- Networking Switches





1. ORDERING INFORMATION

TET	3200	-	12	-	069	x	Α	Option Code
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input	
TET Front-End	3200 W		12 V		69 mm	N: Normal R: Reverse ¹⁾	A: AC	Blank: Standard model

¹⁾ Front to Rear

2. OVERVIEW

The TET3200-12-069RA is a fully DSP controlled, highly efficient front-end power supply. It incorporates resonant-soft-switching technology and interleaved power trains to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operating voltage range and minimal linear derating of output power with respect to ambient temperature, the TET3200-12-069RA maximizes power availability in demanding server, switch, and router applications. The power supply is fan cooled and ideally suited for server integration with a matching airflow path.

The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range.

The DC-DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on +12V standby output provides power to external power distribution and management controllers. Its protection with an active OR-ing device provides for maximum reliability.

Status information is provided with front-panel LEDs. In addition, the power supply can be monitored and controlled (i.e. fan speed setpoint) via I2C communication interface with Power Management Bus protocol. It allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. The same I2C bus supports the bootloader to allow field update of the firmware in the DSP controllers.

Cooling is managed by a fan, controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I2C buses.




Figure 1. TET3200-12-069RA Block Diagram

3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability and cause permanent damage to the supply.

PARAM	ETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Vi maxc	Maximum Input	Continuous		300	VAC



4. INPUT

General Condition: $T_A = 0...+50$ °C, unless otherwise noted.

PARAME1	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Vinom	AC Nominal Input Voltage		100	230	277	VAC
Vi	AC Input Voltage Ranges	Normal operating (Vi min to Vi max)	90		300	VAC
Vinom DC	DC Nominal Input Voltage ²⁾		240		380	VDC
ViDC	DC Input Voltage Ranges	Normal operating (Vi min to Vi max)	180		410	VDC
Vi derated	Derated Input Voltage Range	See Figure 20 and Figure 33	90		180	VAC
li max	Max Input Current	И > 200 VAC, >100 VAC			17	Arms
lip	Inrush Current Limitation	$V_{i \min}$ to $V_{i \max}$, $T_{NTC} = 25^{\circ}C$ (Figure 5)			35	Ap
Fi	Input Frequency		47	50/60	63	Hz
PF	Power Factor	Vi nom, 50Hz, > 0.2 /1 nom	0.96	0.99		W/VA
Vi on	Turn-on Input Voltage ³⁾	Ramping up	80		87	VAC
V _{i off}	Turn-off Input Voltage ³⁾	Ramping down	75		85	VAC
η	Efficiency Without Fan	$V_1 = 230 \text{ VAC}, 0.1 \cdot k_{\text{ nom}}, V_{x \text{ nom}}, T_A = 25^{\circ}\text{C}$ $V_1 = 230 \text{ VAC}, 0.2 \cdot k_{\text{ nom}}, V_{x \text{ nom}}, T_A = 25^{\circ}\text{C}$ $V_1 = 230 \text{ VAC}, 0.5 \cdot k_{\text{ nom}}, V_{x \text{ nom}}, T_A = 25^{\circ}\text{C}$ $V_1 = 230 \text{ VAC}, k_{\text{ nom}}, V_{x \text{ nom}}, T_A = 25^{\circ}\text{C}$		94.34 95.41 95.05 93.89		%
Thold	Hold-up Time	After last AC zero point, $V_1 > 10.8V$, V _{SB} within regulation, $V_1 = 230$ VAC, $P_{x \text{ nom}}$	12	16		ms

²⁾ In HVDC input application, LIVE pin has to be connected to "+" and NEUTRAL has to be connected to "-", Otherwise PSU will have no output

³⁾ The Front-End is provided with a typical hysteresis of 3 V during turn-on and turn-off within the ranges.

4.1 INPUT FUSE

Quick-acting 25 A input fuses (7 \times 32.7 in mm) in series with both the L- and N-line inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

4.2 INRUSH CURRENT

The AC-DC power supply exhibits an X-capacitance of only 4.3 µF, resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through an NTC which will limit the inrush current.

NOTE: Do not repeat plug-in / out operations below 5 sec interval time at maximum input, high temperature condition, or else the internal in-rush current limiting device (NTC) may not sufficiently cool down and excessive inrush current or component failure(s) may result.

4.3 INPUT UNDER-VOLTAGE

If the RMS value of input voltage (either AC or DC) stays below the input undervoltage lockout threshold $V_{i \text{ on}}$, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

4.4 POWER FACTOR CORRECTION

Power factor correction (PFC) (see *Figure 4*) is achieved by controlling the input current waveform synchronously with the input voltage. A fully digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage. If for instance the input voltage has a trapezoidal waveform, then the current will also show a trapezoidal waveform. At DC input voltage the PFC is still in operation, but the input current will be DC in this case.



 Asia-Pacific
 Europe, Middle East
 North


 +86 755 298 85888
 +353 61 225 977
 +1 408

North America +1 408 785 5200


BCD.20002_A

4.5 EFFICIENCY

The high efficiency (see *Figure 2*) is achieved by using state-of-the-art GaN power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The rpm of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions. *Figure 3* shows efficiency when input voltage is supplied from a high voltage DC source.










Figure 3. DC Input Efficiency vs. Load




Figure 5. Inrush Current, Vin = 300Vac, 90°phase angle CH1: Vin (250V/div), CH2: Iin (10A/div), 20 ms/div



5. **OUTPUT**

General Condition: $T_A = 0...+45$ °C, unless otherwise noted.

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Main Out	put V1					
V1 nom	Nominal Output Voltage	a.c. / T. a.c. a.c.		12.3		VDC
V1 set	Output Setpoint Accuracy	$0.5 \cdot h_{\text{nom}}, T_{\text{amb}} = 25 \text{ °C}$	-0.5		+0.5	%И _{пот}
dV _{1 tot}	Total Regulation	$V_{i \text{ min}}$ to $V_{i \text{ max}}$, 0 to 100% $I_{1 \text{ nom}}$, $T_{a \text{ min}}$ to $T_{a \text{ max}}$	-2		+2	% И nom
P1 nomll	Nominal Output Power	I∕1 = 12.3 VDC, Vin < 180 VAC	See	Figure 33		W
I1 nomll	Nominal Output Current	<i>V</i> ₁ = 12.3 VDC, Vin < 180 VAC	See	Figure 20		А
P1 nom	Nominal Output Power	<i>V</i> ₁ = 12.3 VDC, Vin > 180 VAC		3200		W
I1 nom	Nominal Output Current	<i>V</i> ₁ = 12.3 VDC, Vin > 180 VAC		260		А
<i>k</i> ∕1 ol	Short Time Over Load Current	$V_1 = 12.3$ VDC, Vin > 180 VAC $T_{a \min to} T_{a \max}$, maximum duration 20 ms (See Section 5.2)			292	A
V1 pp	Output Ripple Voltage	V1 nom, I1 nom, 20MHz BW (See Section 5.1)		70	120	mVpp
dV1 Load	Load Regulation	$V_i = V_{i nom}, 0 - 100 \% h_{nom}$		180		mV
dV1 Line	Line Regulation	$\mathcal{U} = \mathcal{U}_{\min} \mathcal{U}_{\max}$		0		mV
dlshare	Current Sharing	$(h_x - h_y) / h_{tot}, h > 25\% h_{nom}$	-5		+5	%
dV _{dyn}	Dynamic Load Regulation	$\Delta h = 50\% h_{\text{nom}}, h = 5 \dots 100\% h_{\text{nom}},$	-0.6		0.6	V
Trec	Recovery Time	$dh/dt = 1A/\mu s$, recovery within 1% of $U_{1 \text{ nom}}$		0.5	1	ms
t _{AC V1}	Start-up Time from AC	<i>V</i> ₁ = 10.8 VDC (see <i>Figure 7</i>)		2.7	3	sec
tv1 rise	Rise Time	<i>V</i> ₁ = 1090% <i>V</i> _{1 nom} (see <i>Figure 8</i>)			20	ms
CLoad	Capacitive Loading	$T_a = 25^{\circ}C$			30,000	μF
Standby	Output V _{SB}					
VSB nom	Nominal Output Voltage	$0.5 \cdot k_{B nom}, T_{amb} = 25^{\circ}C$		12		VDC
VSB set	Output Setpoint Accuracy	0.5 /SB norm, Yamb - 25 0	-1		+1	% VSB no
dVsB tot	Total Regulation	V_{min} to V_{max} , 0 to 100% $I_{SB nom}$, $T_{a min}$ to $T_{a max}$	-3		+3	% V/SB no
P _{SB nom}	Nominal Output Power	V _{SB} = 12 VDC		36		W
I _{SB nom}	Nominal Output Current	$V_{SB} = 12 \text{ VDC}$		3		А
VsB pp	Output Ripple Voltage	VSB nom, ISB nom, 20 MHz BW (See Section 5.1)		60	120	mVpp
dVsв	Droop	0 - 100 % <i>I</i> _{SB nom}		200		mV
dVsBdyn	Dynamic Load Regulation	$\Delta k_{B} = 50\% k_{SB nom}$, $k_{B} = 5 \dots 100\% k_{SB nom}$,	-0.6		0.6	V
Trec	Recovery Time	$dh/dt = 1 \text{ A/}\mu\text{s}$, recovery within 1% of $H_{1 \text{ nom}}$			0.5	ms
<i>t</i> ac vsb	Start-up Time from AC	<i>V</i> _{SB} = 90% <i>V</i> _{SB nom} (see <i>Figure</i> 7)		2.5	3	sec
t∕vsB rise	Rise Time	$V_{\text{SB}} = 1090\% V_{\text{SB nom}}$ (see Figure 9)			20	ms
C_{Load}	Capacitive Loading	$T_{amb} = 25^{\circ}C$			1,500	μF



Asia-Pacific Europe, Middle East +86 755 298 85888

+353 61 225 977

North America +1 408 785 5200 BCD.20002_A

5.1 OUTPUT VOLTAGE RIPPLE

Ripple and noise shall be measured using the following methods:

- a) Outputs bypassed at the point of measurement with a parallel combination of 10 µF tantalum capacitor in parallel with 0.1 µF ceramic capacitors, referring the setup in *Figure 6.*
- b) The ripple voltage is measured with 20 MHz BWL.




Figure 6. Output Ripple Test Setup

5.2 SHORT TIME OVERLOAD

The main output has the capability to allow output power up to 3600 W for a maximum duration of 20ms. This allows the system to consume extended power for short time dynamic processes.

5.3 OUTPUT ISOLATION

Main and standby output and all signals are isolated from the chassis and protective earth connection, although the applied voltage must not exceed 100 Vpeak to prevent any damage of the supply. In order to prevent any potential difference in outputs or signals within the application these 3 grounds must be directly interconnected at system level. See also section 14 for pins to be interconnected.





Figure 7. Turn-On AC Line 230 VAĈ, full load (500 ms/div) CH1: Vin (200V/div); CH2: V1 (2V/div); CH3: VSB (2V/div)








Figure 15. Load Transient $\hat{V}1$, 12 to 134 A (500 μ s/div) CH1: I1 (100 A/div); CH2: V1 (200 mV/div)






Figure 10. Turn-Off AC Line 230 VAC, full load (50 ms/div) CH1: Vin (200V/div); CH2: V1 (2V/div); CH3: VSB (2V/div)




Figure 12. AC Drop Out 12ms, 80% full load (10ms/div) CH1: Vin (200V/div); CH2: V1 (2V/div); CH3: VSB (2V/div)






Figure 14. AC Drop Out 40 ms, full load (200 ms/div), CH1: Vin (200 V/div); CH2: V1 (2 V/div); CH3: VSB (2 V/div)




Asia-Pacific Europe, Middle East +86 755 298 85888 +353 61 225 977

North America

+1 408 785 5200 BCD.20002_A





CH1: I1 (100 A/div); CH2: V1 (200 mV/div)

6. **PROTECTION**

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuses (L+N)	Not user accessible, quick-acting (F)		25		А
V _{1 OV}	OV Threshold V1		13.6	14.2	14.8	VDC
t _{OV V1}	OV Latch Off Time V_1				1	ms
V∕SB OV	OV Threshold VsB		13.3	13.9	14.5	VDC
tov vsb	OV Latch Off Time VSB				1	ms
√ 1 lim	Current Limitation V ₁	$ \begin{array}{l} {\cal N} < 180 \ {\sf VAC}, {\cal T}_{a} < 45^{\circ}{\rm C} \\ {\cal N} < 180 \ {\sf VAC}, {\cal T}_{a} = 60 \ ^{\circ}{\rm C}^{-4)} \\ {\cal N} > 180 \ {\sf VAC}, {\cal T}_{a} < 45^{\circ}{\rm C} \\ {\cal N} > 180 \ {\sf VAC}, {\cal T}_{a} = 60 \ ^{\circ}{\rm C}^{-4)} \end{array} $	S 264 215	ee Figure 2 272 223	0 280 231	A
t∕₁ lim	Current Limit Blanking Time	Time to latch off when in over current	20	25	30	ms
𝑘1 ol lim	Current Limit During Short Time Overload V1	Maximum duration 20ms	292	300	308	А
k∕1 sc	Max Short Circuit Current V1	<i>V</i> ₁ < 3V			350 ⁵⁾	А
t∕v1 SC off	Short Circuit Latch Off Time	Time to latch off when in short circuit		10		ms
k/sB lim	Current Limitation V _{SB}		3.45		4.05	А
t _{VSB lim}	Current Limit Blanking Time	Time to hit hiccup when in over current			1	ms
T _{SD}	Over Temperature on Critical Points	Inlet ambient temperature PFC heatsink temperature DC-DC primary heatsink temperature OR-ing Mosfet temperature			60 85 105 115	°C

⁴⁾ See *Figure 20* for linear derating > 45° C

⁵⁾ Limit set doesn't include effects of main output capacitive discharge.

6.1 OVERVOLTAGE PROTECTION

The PSU provide a fixed threshold overvoltage (OV) protection implemented with a HW comparator. Once an OV condition has been triggered, the supply will shut down and latch the fault condition.

6.2 UNDERVOLTAGE DETECTION

Both main and standby outputs are monitored. LED and PWOK_L pin signal if the output voltage exceeds $\pm 7\%$ of its nominal voltage.

Output undervoltage protection is provided on both outputs. When either V_1 or V_{SB} falls below 93% of its nominal voltage, the output is inhibited.



6.3 CURRENT LIMITATION

MAIN OUTPUT

Two different over current protection features are implemented on the main output.

A static over current protection will shut down the output, if the output current does exceed Iv1 lim for more than 20ms. If the output current is increased slowly this protection will shut down the supply.

The main output current limitation level ly11im will decrease if the ambient (inlet) temperature increases beyond 45 °C (see Figure 20.

The 2nd protection is a substantially rectangular output characteristic controlled by a software feedback loop. This protects the power supply and system during the 20 ms blanking time of the static over current protection. If the output current is rising fast and reaches lv1 ol lim, the supply will immediately reduce its output voltage to prevent the output current from exceeding lv1 olim. When the output current is reduced below Iv1 olim, the output voltage will return to its nominal value.

When the main output over current, the V1 will shut down for 10sec and restart automatically. The supply will auto-restart from a fault up to 5 times, after that it will latch off. The latch and restart counter can be cleared by recycling the input voltage or the PSON_L input. A failure on the Main output will shut down only the Main output, while Standby continues to operate.




Figure 19. Current Limitation on V_1 ($V_1 = 230VAC$)

Figure 20. Derating on V1 vs Ta & Vin

	≤45C	≤45C	≤50C	≤50C	≤55C	≤55C	≤60C	≤60C
Vin(Vac)	lout_Nom	lout_OC	lout_No	lout_OC	lout_No	lout_OCP(lout_Nom(lout_OCP(
	(A)	P(A)	m(A)	P(A)	m(A)	A)	A)	A)
90	92	97	86	91	80	85	75	79
100	111	117	104	110	97	103	90	95
110	130	137	122	129	114	120	106	112
120	149	158	140	148	130	138	121	128
130	168	178	158	167	147	156	137	145
140	187	198	176	186	164	173	152	161
150	206	218	194	205	181	191	168	177
160	226	239	211	224	197	209	183	194
170	245	259	229	243	214	226	199	210
180	260	275	244	258	228	241	211	223
190	260	275	244	258	228	241	211	223
200	260	275	244	258	228	241	211	223
210	260	275	244	258	228	241	211	223
220	260	275	244	258	228	241	211	223
230	260	275	244	258	228	241	211	223
240	260	275	244	258	228	241	211	223
250-300	260	275	244	258	228	241	211	223

Main Output Nominal Output Current I1 nomll & Current Limitation IV1 lim vs Inlet Temperature (degC) & Vin(Vac)



Asia-Pacific +86 755 298 85888

Europe, Middle East +353 61 225 977

North America +1 408 785 5200

BCD.20002_A

9

STANDBY OUTPUT

On the standby output a hiccup type over current protection is implemented. This protection will shut down the standby output immediately when standby current reaches or exceeds $l_{\text{VSB lim}}$. After an off-time of 1s the output automatically tries to restart. If the overload condition is removed the output voltage will reach again its nominal value. At continuous overload condition the output will repeatedly trying to restart with 1s intervals. A failure on the Standby output will shut down both Main and Standby outputs.




Figure 21. Current Limitation on VSB

7. MONITORING

PARAME	TER	DESCRIPTION / CONDITION	MIN NC	MAX MAX	UNIT
V _{i mon}	Input RMS Voltage	$V_{i\min} \leq V_i \leq V_{i\max}$	-2.5	+2.5	%
Input RMS Current	$l_{\rm i} > 6 \ {\sf A}_{\rm rms}$	-5	+5	%	
<i>l</i> i mon		lí ≤ 6 Arms	-0.3	+0.3	Arms
D	Pimon True Input Power	<i>P</i> I > 700 W	-5	+5	%
r i mon		<i>P</i> i ≤ 700 W	-35	+35	W
V₁ mon	V1 Voltage		-2	+2	%
h mon	V1 Current	l1 > 30 A	-2	+2	%
/1 mon	V1 Current	l1 ≤ 30 A	-1	+1	А
Po nom	Total Output Power	Po > 200 W	-5	+5	%
ro nom	Total Output Fower	Po ≤ 200 W	-10	+10	W
VSB mon	Standby Voltage		-2	+2	%
ISB mon	Standby Current	IsB ≤ IsB nom	-0.2	+0.2	А



8. SIGNALING AND CONTROL

8.1 ELECTRICAL CHARACTERISTICS

PARAMETER		DESCRIPTION	MIN	NOM	MAX	UNIT
PSKILL / PSON_L	. inputs					
Vil	Input low level voltage		-0.2		0.5	V
Ин	Input high level voltage		2.0		3.6	V
И _{L, H}	Maximum input sink or source current		0		1	mA
R puPSKILL	Internal pull up resistor on PSKILL			10		kΩ
R _{puPSON_L}	Internal pull up resistor on PSON_L			10		kΩ
PWOK_L output						
V _{OL}	Output low level voltage	$I_{\rm sink}$ < 4 mA	-0.2		0.4	V
V _{puPWOK_L}	External pull up voltage				12	V
RpuPWOK_L	Recommended external pull up resistor on PWOK_L at $V_{\text{puPWOK}_L} = 3.3 \text{ V}$			10		kΩ
Low level output	All outputs are turned on and within regulation					
High level output	In standby mode or V ₁ /V _{SB} have triggered a fault condition					
INOK_L output						
l∕o∟	Output low level voltage	<i>I</i> _{sink} < 4 mA	-0.2		0.4	V
VpuINOK_L	External pull up voltage				12	V
RpulNOK_L	Recommended external pull up resistor on INOK_L at $V_{\text{pulNOK},L}$ = 3.3 V			10		kΩ
Low level output	Input voltage is within range for PSU to operate					
High level output	Input voltage is not within range for PSU to operate					
SMB_ALERT_L ou	itput					
Vol	Output low level voltage	l _{sink} < 4 mA	-0.2		0.4	V
$V_{puSMB_ALERT_L}$	External pull up voltage				12	V
$R_{puSMB_ALERT_L}$	Recommended external pull up resistor on SMB_ALERT_L at $V_{\text{PUSMB}ALERT_L} = 3.3V$			10		kΩ
Low level output	PSU in warning or failure condition					
High level output	PSU is ok					

8.2 INTERFACING WITH SIGNALS

A 15V zener diode is added on all signal pins versus signal ground SGND to protect internal circuits from negative and high positive voltage. Signal pins of several supplies running in parallel can be interconnected directly. A supply having no input power will not affect the signals of the paralleled supplies.

ISHARE pins must be interconnected without any additional components. This in-/output also has a 15 V zener diode as a protection device and is disconnected from internal circuits when the power supply is switched off.



 Asia-Pacific
 Europe, Middle East
 N

 +86 755 298 85888
 +353 61 225 977
 +1

North America +1 408 785 5200

© 2020 Bel Power Solutions & Protection

BCD.20002_A

8.3 FRONT LEDS

The front-end has 2 front LEDs showing the status of the supply. LED number one is green and indicates AC power is on or off, while LED number two is bi-colored: green and yellow and indicates DC power presence or fault situations. For the position of the LEDs see *Table 1* lists the different LED status.

OPERATING CONDITION	LED SIGNALING
AC LED	
AC Line Within Range	Solid Green
AC Line UV Condition	Off
DC LED ⁶⁾	
Normal Operation	Solid Green
PSON_L High	Blinking Yellow (1:1)
V_1 or V_{SB} Out Of Regulation	
Over Temperature Shutdown	
Output Over Voltage Shutdown (V1 or VSB)	Solid Yellow
Output Under Voltage Shutdown (V_1 or V_{SB})	
Output Over Current Shutdown (V_1 or V_{SB})	
Over Temperature Warning	Blinking Yellow/Green (2:1)
Minor Fan Regulation Error (>5%, <15%)	Blinking Yellow/Green (1:1)

⁶⁾ The order of the criteria in the table corresponds to the testing precedence in the controller.

Table 1. LED Status

8.4 PRESENT_L

The PRESENT_L is normally a trailing pin within the connector and will contact only once all other connector contacts are closed. This active-low pin is used to indicate to a power distribution unit controller that a supply is plugged in. The maximum sink current on PRESENT_L pin should not exceed 10 mA.




Figure 22. PRESENT_L Signal Pin

8.5 PSKILL INPUT


The PSKILL input is an active-high and normally a trailing pin in the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND in the power distribution unit. The standby output will remain on regardless of the PSKILL input state.




8.6 AC TURN-ON / DROP-OUTS / INOK_L

The power supply will automatically turn-on when connected to the AC line under the condition that the PSON_L signal is pulled low and the AC line is within range. The INOK_L is an open collector output that requires an external pull-up to a maximum of 12V indicating whether the input is within the range the power supply can use and turn on. The INOK_L signal is active-low. The timing diagram is shown in *Figure 23* and referenced in *Table 2*.

OPERATIN	IG CONDITION	MIN	MAX	UNIT
tAC VSB	AC Line to 90% K/sB		3	sec
tAC V1	AC Line to 90% 1/1		3	sec
tiNOK_L on1	INOK_L signal on delay (start-up)		1800	ms
tiNOK_L on2	INOK_L signal on delay (dips)	0	100	ms
t∕ /1 holdup	Effective V1 holdup time	12	300	ms
t∕/SB holdup	Effective V _{SB} holdup time	40	300	ms
<i>t</i> INOK_L V1	INOK_L to 1/1 holdup	7		ms
tinok_L vsb	INOK_L to V _{SB} holdup	27		ms
t∕1 off	Minimum 1/1 off time	1000		ms
t∕vsB off	Minimum V _{SB} off time	1000		ms
t∕/1dropout	Minimum V1 dropout time (0.8*/1 nom)	12		ms
t _{//SBdropout}	Minimum V_{SB} dropout time	40		ms








Figure 23. AC Turn-On Timing




Figure 25. AC Long Dips

8.7 PSON_L INPUT

The PSON_L is an internally pulled- up (3.3V) input signal to enable / disable the main output V_1 of the front-end. This activelow pin is also used to clear any latched fault condition. The timing diagram is given in *Figure 26* and the parameters in *Table 3*.

OPERATING	CONDITION	MIN	MAX	UNIT
tpson_L V1on	PSON_L to 1/1 Delay (on)	150	250	ms
tpson_L v1off	PSON_L to 1/1 Delay (off)	0	100	ms

Table 3. PSON_L Timing



 Asia-Pacific
 Europe, Mi


 +86 755 298 85888
 +353 6

Europe, Middle East +353 61 225 977 North America +1 408 785 5200

BCD.20002_A

8.8 PWOK_L SIGNAL

The PWOK_L is an open collector output that requires an external pull-up to a maximum of 12 V indicating whether both V_{SB} and V_1 outputs are within regulation. This pin is active-low. The timing diagram is shown in *Figure 26* and referenced in *Table 4*.



OPERATING CONDITION	MIN	MAX	UNIT
tPWOK_L del V1 to PWOK_L Delay (on)	250	350	ms
t _{PWOK_L warn} I∕1 to PWOK_L Delay (off)	0	5	ms

Table 4. PWOK_H Timing

Figure 26. PSON_L Turn-on/off Timing

8.9 CURRENT SHARE

The PSU have an active current share scheme implemented for V₁. All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

No of paralleled PSUs	Maximum available power on main 12V without redundancy	Maximum available power on main 12V with n+1 redundancy	Maximum available power on standby output
1	3,200 W	-	36 W
2	6,240 W	3,200 W	36 W
3	9,280 W	6,240 W	36 W
4	12,320 W	9,280 W	36 W
5	15,360 W	12,320 W	36 W
6	18,400 W	15,360 W	36 W

Table 5. Power Available When PSU in Redundant Operation

8.10 SENSE INPUTS

Main output has sense lines implemented to compensate for voltage drop on load wires. The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the PGND rail.


With open sense inputs the main output voltage will rise by 250 mV. Therefore, if not used, these inputs should be connected to the power output and PGND close to the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.




8.11 I2C / POWER MANAGEMENT BUS COMMUNICATION

The interface driver in the power supply is referenced to the SGND. The power supply is a communication slave device only; it never initiates messages on the l^2 Cbuses by itself. The communication bus voltage and timing is defined in *Table 6* and further characterized through:

- There are 10kΩ internal pull-up resistors
- The SDA/SCL IOs must be pull-up externally to $3.3 \pm 0.3 \text{ V}$
- Pull-up resistor should be 2 5 k Ω to ensure SMBUS compliant signal rise times
- I2C clock speed up to 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions





The SMB_ALERT_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events.

Communication to the DSP or the EEPROM will be possible as long as the input AC (DC) voltage is provided. If no AC (DC) is present, communication to the unit is possible as long as it is connected to a live V_{SB} output (provided e.g. by the redundant unit). If only V_1 is provided, communication is not possible.

PARAMETER	DESCRIPTION	CONDITION	MIN	MAX	UNIT
ViL	Input low voltage		-0.2	0.4	V
И _{ін}	Input high voltage		2.1	3.6	V
V _{hys}	Input hysteresis		0.15		V
V ₀L	Output low voltage	4 mA sink current	0	0.4	V
tr	Rise time for SDA and SCL		20+0.1Cb1	300	ns
<i>t</i> of	Output fall time ViHmin → ViLmax	$10 \text{ pF} < C_b^1 < 400 \text{ pF}$	20+0.1Cb1	250	ns
h	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10	10	μA
Ci	Capacitance for each SCL/SDA			47	pF
<i>f</i> scl	SCL clock frequency		0	100	kHz
<i>R</i> _{pu}	External pull-up resistor	f _{SCL} ≤ 100 kHz		1000 ns / $C_{b}^{7)}$	Ω
<i>t</i> hdsta	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	4.0		μs
<i>t</i> _{LOW}	Low period of the SCL clock	f _{SCL} ≤ 100 kHz	4.7		μs
<i>t</i> HIGH	High period of the SCL clock	f _{SCL} ≤ 100 kHz	4.0		μs
<i>t</i> susta	Setup time for a repeated START	f _{SCL} ≤ 100 kHz	4.7		μs
<i>t</i> hddat	Data hold time	f _{SCL} ≤ 100 kHz	0	3.45	μs
<i>t</i> sudat	Data setup time	f _{SCL} ≤ 100 kHz	250		ns
<i>t</i> susto	Setup time for STOP condition	f _{SCL} ≤ 100 kHz	4.0		μs
<i>t</i> BUF	Bus free time between STOP and START	f _{SCL} ≤ 100 kHz	5		ms
EEPROM_WP					
И́L	Input low voltage		-0.2	0.4	V
И́н	Input high voltage		2.1	3.6	V
<i>l</i> i	Input sink or source current		-1	1	mA
R _{pu}	Internal pull-up resistor to 3.3V		1	l0k	Ω

⁷⁾ Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 6. PC / SMBus Specification



Asia-Pacific Europe +86 755 298 85888 +3

Europe, Middle East +353 61 225 977 North America +1 408 785 5200

BCD.20002_A

© 2020 Bel Power Solutions & Protection

15




Figure 28. PC / SMBus Timing

8.12 ADDRESS SELECTION

The supply supports Power Management Bus communication protocol, address for Power Management Bus communication is at fixed to 0x20. The EEPROM is at fixed address = 0xA0.

8.13 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I²C bus physical layer (see *Figure 29*). In order to write to the EEPROM, the write protection needs to be disabled by setting EEPROM_WP input correctly. If EEPROM_WP is High, write is not allowed to the EEPROM and if Low, write is allowed. The EEPROM provides 2K bits of user memory. None of the bytes are used for the operation of the power supply.




Figure 29. PC Bus to DSP and EEPROM

8.14 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.


WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.

S Address W A	Data Address	Α	Data	Α	Ρ	Γ
---------------	--------------	---	------	---	---	---

READ

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.






8.15 POWER MANAGEMENT BUS PROTOCOL

The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: <u>www.powerSIG.org</u>. Power Management Bus command codes are not register addresses. They describe a specific command to be executed. TET3200-12-069RA supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See TET3200-12-069RA Programming Manual for further information.




READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See TET3200-12-069RA Power Management Bus Communication Manual URP.00560 for further information.





BCD.20002_A

8.16 GRAPHICAL USER INTERFACE

Bel Power Solutions provides I²C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the TET3200-12-069RA Front-End. The utility can be downloaded on

 $\underline{befuse.com/lpower-solutions} and supports both the PSMI and Power Management Bus protocols.$

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring dialog, the power supply can be controlled and monitored.

If the GUI is used in conjunction with the TET3200-12-069RA Evaluation Kit it is also possible to control the PSON_L pin(s) of the power supply.




Figure 30. Monitoring dialog of the I²C Utility

9. TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The air enters through the front of the supply and leaves at the rear. The PSU has been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.





Figure 31. Airflow Direction of TET3200-12-069RA



-	≤45C	≤50C	≤55C	≤60C
Vin(Vac)	Pout_Nom(Pout_Nom(Pout_Nom(Pout_Nom(
	W)	W)	W)	W)
90	1130	1060	990	920
100	1360	1280	1190	1110
110	1600	1500	1400	1300
120	1830	1720	1600	1490
130	2070	1940	1810	1680
140	2300	2160	2020	1870
150	2540	2380	2220	2060
160	2770	2600	2430	2250
170	3010	2820	2630	2450
180	3200	3000	2800	2600
190	3200	3000	2800	2600
200	3200	3000	2800	2600
210	3200	3000	2800	2600
220	3200	3000	2800	2600
230	3200	3000	2800	2600
240	3200	3000	2800	2600
250-300	3200	3000	2800	2600

Table 7. Main Output Nominal Output Power P1 nomll vs Inlet Temperature (degC) & Vin(Vac)






Figure 33. Thermal Derating

10. ELECTROMAGNETIC COMPATIBILITY

10.1 IMMUNITY

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LEDs, connector body)	А
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	А
Radiated Electromagnetics Filed	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1 μs Pulse Modulation, 10 kHz2 GHz	А
Burst	IEC / EN 61000-4-4, level 3 AC port ±2 kV, 1 minute DC port ±1 kV, 1 minute	А
Surge	IEC / EN 61000-4-5 Line to earth: level 3, ±2 kV Line to line: level 2, ±1 kV	А
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	А
Voltage Dips and Interruptions	IEC/EN 61000-4-11 1) Vi 230Volts, 80% Load, Dip 100%, Duration 12ms 2) Vi 230Volts, 100% Load, Dip 100%, Duration < 50 ms 3) Vi 230Volts, 100% Load, Dip 100%, Duration > 50 ms	A V1: B; VSB: A B



 Asia-Pacific
 Europe, Middle East

 +86 755 298 85888
 +353 61 225 977

North America +1 408 785 5200

BCD.20002_A

19

10.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN55022 / CISPR 22: 0.15 30 MHz, QP and AVG	Class A
Radiated Emission	EN55022 / CISPR 22: 30 MHz 1 GHz, QP	Class A
Harmonic Emissions	IEC61000-3-2, Vin = 230 VAC, 50 Hz, 100% Load	Class A
AC Flicker	IEC / EN 61000-3-3, d _{max} < 3.3%	Pass
Acoustical Noise	Sound power statistical declaration (ISO 9296, ISO 7779, IS9295) @ 50% load	60 dBA

11. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 60950-1, IEC/EN 62368-1 & UL/CSA 62368-1. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Agency Approvals	UL 62368-1, 3 rd Ed, CAN/CSA-C22.2 No. 62368-1:19 IEC 60950-1:2005, AMD1:2009, AND2:2013 IEC 62368-1:2018 EN 60950-1:2006, A11:2009, A1:2010, A12:2011, A2: 2013 EN 62368-1:2014, A11:2017		Approved		
	Input (L/N) to case (PE)		Basic		
Isolation Strength	Input (L/N) to output		Reinforced		
	Output to case (PE)		Functional		
Creepage / Clearance	Primary (L/N) to protective earth (PE)	3.8/2.3			mm
Creepage / Crearance	Primary to secondary	7.6/4.6			11111
	Input to enclosure	2.5			
Electrical Strength Test	Input to output	5.0			kVDC
	Output and Signals to case	0.1			


12. ENVIRONMENTAL


PARA	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
τ.	Ambiant Tomporatura	$V_{1 \min}$ to $V_{1 \max}$, $h_{1 \min}$, $k_{B \min}$ at 5000m	0		+40	°C
7A	<i>T</i> _A Ambient Temperature	$V_{1 \min}$ to $V_{1 \max}$, $h_{1 \min}$, $k_{B \min}$ at 2000m	0		+45	°C
T Aext	Extended Temp. Range	Derated output (see Figure 20 and Figure 33) at 2000 m	+45		+60	°C
Ts	Storage Temperature	Non-operational	-40		+70	°C
	Altitude	Operational, above Sea Level (see derating)	-		5000	m
Na	Audible Noise	V_{nom} , 60% L_{nom} , T_{A} = 25°C		53		dBA
	Cooling	System Back Pressure			0.5	in-H ₂ 0



13. MECHANICAL

PARA	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		69		mm
	Dimensions	Height		40.5		mm
		Depth		555		mm
М	Weight			2.4		kg










Figure 34. Bottom, top and side views










Figure 36. Rear view




 Asia-Pacific
 Europe, M

 +86 755 298 85888
 +353 0

Europe, Middle East +353 61 225 977 North America +1 408 785 5200

BCD.20002_A

14. CONNECTORS



Unit: Counterpart: FCI Connectors P/N 51939-768LF FCI Connectors P/N 51915-401LF For Main Output Pins, see section 15 Note: A1 and A2 are Trailing Pin (short pins)


PIN	NAME	DESCRIPTION
Output Pins		
3,4	V1	+12 VDC main output
1,2	PGND	+12 VDC main output ground
Input Pins		
P1	LIVE	AC Live Pin
P2	N.C	No metal pin connection
P3	NEUTRAL	AC Neutral Pin
P4	N.C.	No metal pin connection
P5	P.E.	Protective Earth Pin
Control Pins		
A1	PSKILL	Power supply kill (trailing pin): active-high
B1	PWOK_L	Power OK signal output: active-low
C1	INOK_L	Input OK signal: active-low
D1	PSON_L	Power supply on input: active-low
A2	PRESENT_L	Power supply present (trailing pin): active-low
B2	SGND	Signal ground ⁸⁾ (return)
C2	SGND	Signal ground ⁸⁾ (return)
D2	SGND	Signal ground ⁸⁾ (return)
A3	SCL	I ² C clock signal line
B3	SDA	I ² C data signal line
C3	SMB_ALERT_L	SMB Alert signal output: active-low
D3	ISHARE	V1 Current share bus
A4	EEPROM_WP	EEPROM write protect
B4	RESERVED	Reserved
C4	V1_SENSE_R	Main output negative sense
D4	V1_SENSE	Main output positive sense
A5	VSB	Standby positive output
B5	VSB	Standby positive output
C5	VSB_GND	Standby Ground ⁸⁾
D5	VSB_GND	Standby Ground ⁸⁾

⁸⁾ These pins should be connected to PGND on the system. See section 8 for pull up resistor settings of signal pins All signal pins are referred to SGND




15. SHELF LEVEL CONFIGURATION (Provisional)

The recommended pin configuration below is based on company's own Shelf design and provided here as reference. Customer pin lengths within the range indicated is acceptable.



The recommended system bay configuration below is based on company's own Shelf design and provided here as a reference.





Asia-Pacific Europe, I +86 755 298 85888 +353

Europe, Middle East +353 61 225 977 North America +1 408 785 5200

BCD.20002_A

16. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	I²C Utility Windows XP/Vista/7 compatible GUI to program, control and monitor TET3200- 12-069RA Front-Ends (and other I ² C units)	N/A	befuse.com/lpower-solutions
	Single Connector Board Connector board to operate TET3200-12-069RA unit. Includes an on-board USB to I^2C converter (use I^2C Utility as desktop software).	YTM.G1S01.0	befuse.com/lpower-solutions
	AC Can Filter	C20F.0011	Schurter Inc.
	Recommended AC can filter used on system side.	20GENG3E-R	Delta Electronics

17. REVISION HISTORY

REVISION	DESCRIPTION OF CHANGES	DATE	ORIGINATOR
A	Initial release	2020-07-15	Jun.li

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems. TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending or

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

