

DAC (AD7840)

75dB In-Band Signal-to-Noise Ratio

CCITT V.32 and V.33 Compatible


70dB Stopband Attenuation

FEATURES

LC²MOS Voiceband Reconstruction and Antialiasing Filter Set

AD7341/AD7371

FUNCTIONAL BLOCK DIAGRAMS



GENERAL DESCRIPTION

The AD7341 and AD7371 are econstruction and antialiasing filters designed for use in high speed voiceband modems with speeds up to 14.4 kbits/sec, in accordance with CCITT V.32 and V.33 recommendations. These filters, along with the AD7840 DAC, the AD7871 ADC and a digital signal processor (DSP) can be used to implement a complete modem.

AD7341 - Transmit (Reconstruction) Filter for 14-Bit

AD7371 – Receive Filter for 14-Bit ADC (AD7871) Programmable Gain (0dB to 24dB)

Better Than -75dB Total Harmonic Distortion

Small, 0.3", 24-Pin Plastic Package and 28-Pin PLCC

Programmable Attenuation (0dB to -38dB)

The AD7341 is the transmit or reconstruction filter. It implements the filter function using a seventh order low pass switched capacitor filter and a second order low pass continuous time filter. The cutoff frequency is 3.5kHz.

The AD7371 is the receive filter. It is a high order bandpass filter with a lower cutoff frequency of 180Hz and an upper cutoff frequency of 3.5kHz. The filter function is implemented using a second order low pass continuous time filter, a fourth order high pass switched capacitor filter and a seventh order low pass switched capacitor filter.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way,	P.O. Box 9106, Norwo	od, MA 02062-9106
Tel: 617/329-4700	Fax: 617/326-8703	Twx: 710/394-6577
West Coast	Central	Atlantic
714/641-9391	214/231-5094	215/643-7790

AD7341/AD7371—SPECIFICATIONS

TRANSMIT FILTER¹ $(V_{DD} = V_{CC} = 5V \pm 5\%; V_{SS} = -5V \pm 5\%; AGND = DGND = DV; CLKIN = 288kHz (M/S Ratio = 40/60 to 60/40. T_A = +25°C. Attenuator set at 0dB, unless otherwise stated.)$

Parameter	AD7341JN AD7341JP	Units	Test Conditions/Comments
INPUT CHARACTERISTICS			
Input Signal Range	±3	V max	
Input Impedance	100	MΩ typ	
FILTER CHARACTERISTICS ^{2, 3}			
CLKIN Frequency	288	kHz	N1 = 1 (i.e., $DP0 = 1$, $DP1 = 0$)
Cutoff Frequency	3.5	kHz	0.1dB Down from the Lowest Point in the Passband
Second Harmonic	-80	dB typ	
Third and Higher Harmonics	-80	dB typ	
Passband Ripple	0.4	dB max	$0 \le f \le 3.3 \text{kHz}$
Passband Gain Error	±0.5	dB max	Deviation from Nominal Setting on Programmable Attenuator
Signal-to-Noise Ratio	72	dB min	0≤f≤3.5kHz
$\left(\begin{array}{c} \end{array} \right) $	75	dB typ	SNR Includes Noise and Harmonics
	70	dB typ	Attenuator Set at −30dB, 0≤f≤3.5kHz
Stopband Rejection	70	dB min	f≥6.1kHz
Differential Group Delay	350	µs typ	$0 \le f \le 3.3 \text{kHz}$ and Referenced to the Absolute
$\langle \ \rangle / \langle \rangle / \langle \rangle$	$ ()\rangle$		Group Delay at 1kHz
OUTPUT CHARACTERISTICS			
Output Voltage	-==3	V max	$R_L = 3k\Omega, C_L = 100 pF$
Offset Voltage	±70) (mV max	
Attenuation Range	0 to -38	dB	Determined by DB2-DB7, See Table III
Relative Accuracy ^{3, 4}	±0.1	dB typ	
Output Resistance	0.2	Ωtyp	
LOGIC INPUTS WR, DB2–DB7, DP0, DP1,			
DS0-DS2, SYNCIN, CLKIN			
V _{INH} , Input High Voltage	2.0	V min	
VINL, Input Low Voltage	0.8	V max	
IINH, Input Current	10	μA max	
C _{IN} , Input Capacitance	10	pF max	
CLKIN Divider Range (N1) ⁵	1 to 4		CLKIN Can Be Set to 288kHz, 576kHz, 864kHz or
			1.152MHz. N1 Is Set by DP0, DP1.
LOGIC OUTPUTS SYNCOUT ⁶			
Divider Range (N2)	1 to 8		N2 Is Set by DS0–DS2.
Frequency	$f_{CLKIN}/(N1 \times 5 \times N2)$	kHz	
Pulse Width	1/f _{CLKIN}	μs	
VOH, Output High Voltage	2.4	V min	$I_{SOURCE} = 400 \mu A$
VOL, Output Low Voltage	0.4	V max	$I_{SINK} = 1.6 m A$
POWER SUPPLIES			
V _{DD}	4.75/5.25	V min/V max	
V _{CC}	4.75/5.25	V min/V max	
V _{SS}	-4.75/-5.25	V min/V max	
$I_{DD} + I_{CC}$	25	mA max	
I _{ss}	25	mA max	
Power Dissipation	265	mW max	

NOTES

¹Operating temperature ranges as follows: J versions: 0 to +70°C.

²Specified for an input frequency of 288kHz. This is internally divided by 5 to produce a switched capacitor filter frequency of 57.6kHz. For input frequencies lower than 288kHz, the filter response is shifted down by the ratio of this input frequency to 288kHz.

³Measured using a \pm 3V, 1kHz sine wave.

⁴Measured over the full attenuation range.

⁵Required to derive internal frequency of 288kHz from CLKIN.

⁶Determined by data transmission rate.

Specifications subject to change without notice.

RECEIVE FILTER¹ $(V_{DD} = V_{CC} = 5V \pm 5\%; V_{SS} = -5V \pm 5\%; AGND = DGND = 0V; CLKIN = 288kHz M/S Ratio = 40/60 to 60/40. T_A = +25°C. PGA set at 0dB, unless otherwise stated.)$

Parameter	AD7371JN AD7371JP	Units	Test Conditions/Comments
NPUT CHARACTERISTICS			
Input Signal Range	±3	V max	
Input Impedance	10	$k\Omega$ typ	
	10	Kit typ	
FILTER CHARACTERISTICS ^{2, 3}			
CLKIN Frequency	288	kHz	N1 = 1 (i.e., $DP0 = 1$, $DP1 = 0$)
Lower Cutoff Frequency	180	Hz	0.1dB Down from the Lowest Point in the Passband
Upper Cutoff Frequency	3.5	kHz	0.1dB Down from the Lowest Point in the Passband
Second Harmonic	-80	dB typ	
Third and Higher Harmonics	-80	dB typ	
Passband Ripple	0.4	dB max	$200Hz \le f \le 3.3 kHz$
Passband Gain Error	±0.5	dB max	Deviation from Nominal Setting on PGA
Signal-to-Noise Ratio	72	dB min	180Hz≤f≤3.5kHz
\frown	75	dB typ	
\frown	60	dB typ	Input Signal Level of -24dB; PGA Gain Set at +24d
Stopband Rejection	66	dB min	$f \ge 6.1 \text{ kHz}$
Differential Crucks The law	40	dB typ	f≥60kHz
Differential Group Ibelay	300	µs typ	$500Hz \le f \le 3.3$ kHz and Referenced to the Absolute
\bigvee			Group Delay at 1kHz
UTPUT CHARACTERISTICS			
Output Voltage	±3 \ / /	V max	$R_L = 3k\Omega, C_L = 100pF$
Offset Voltage	±70	mV max	
Gain Range	0 to +24	dB	Determined by DB0-DB7, see Table VI
Relative Accuracy ^{3, 4}	101	dB typ	
Output Resistance	0.2	Ωυρ	
OGIC INPUTS			
\overline{WR} , DB0–DB7, DP0, DP1,			
DS0-DS2, SYNCIN, CLKIN			
VINH, Input High Voltage	2.0	V min	
VINL, Input Low Voltage	0.8	V max	
IINH, Input Current	10	μA max	
C _{IN} , Input Capacitance	10	pF max	
CLKIN Divider Range (N1)5	1 to 4	-	CLKIN Can Be Set to 288kHz, 576kHz, 864kHz or
			1.152MHz. N1 Is Set by DP0, DP1.
OGIC OUTPUTS SYNCOUT			
Divider Range (N2)	1 to 8		N2 Is Set by DS0-DS2.
Frequency	$f_{CLKIN}/(N1 \times 5 \times N2)$	kHz	142 IS Set by D30-D32.
Pulse Width	l/f _{cLKIN}	μs	
VOH, Output High Voltage	2.4	V min	$I_{SOURCE} = 400 \mu A$
VOL, Output Low Voltage	0.4	V max	$I_{\text{SINK}} = 1.6 \text{mA}$
		· maa	ISINK I.OIIII
OWER SUPPLIES V _{DD}	1 7515 75	ST	
V _{CC}	4.75/5.25	V min/V max	
V _{cc} V _{ss}	4.75/5.25	V min/V max	
	-4.75/-5.25 25	V min/V max mA max	
		TO A DOOV	
$I_{DD} + I_{CC}$ I_{SS}	25	mA max	

NOTES

¹Operating temperature ranges as follows: J versions: 0 to +70°C,

²Specified for an input frequency of 288kHz. This is internally divided by 5 to produce a switched capacitor filter frequency of 57.6kHz. For input frequencies lower than 288kHz, the filter response is shifted down by the ratio of this input frequency to 288kHz.

³Measured using a ±3V, 1kHz sine wave. ⁴Measured over the full attenuation range.

⁵Required to derive a switched capacitor filter frequency of 288kHz from CLKIN.

"Determined by data transmission rate.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹ $(V_{DD} = V_{CC} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%)$


Parameter	Limit at $T_A = +25^{\circ}C$	Units	Comments
twR	80	ns min	Write Pulse Width
t _{DS}	60	ns min	Data Setup Time
t _{DH}	20	ns min	Data Hold Time
tSYNCIN	80	ns min	SYNCIN Pulse Width

NOTE

¹Timing specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with $t_{R} = t_{F} = 20ns (10\% \text{ to } 90\% \text{ of } +5V)$ and timed from a voltage level of +1.6V.

should be discharged to the destination socket before devices are removed.

Specifications subject to change without notice.



NOTES 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% to 90% of +5V. tr ≈ tl ≈ 20ns. 2. TIMING MEASUREMENT REFERENCE LEVEL IS (VIH + VIL)/2.

Figure 1. AD7341/AD7371 Timing Diagram

í

IMUM RATINGS* UTE o AGND -0.3V to +7V 20 0.3V to +7V Lead Temperature (Soldering, 10secs)+300°C o DGND ~ o V_{CC} to +0.6V 0.6NOTE V to to XOUT, TXOUT may be shorted to AGND, DGND, V_{DD} , V_{CC} , V_{SS} privided that the power dissipation of the package is not exceeded. to Vcc AGND to DGND 0.3 RXIN, TXIN to AGND 0.3V SS to Str above those listed under "Absolute Maximum Ratings" may cause sses RXOUT, TXOUT to AGND 18.0 0.3V 22 ent damage to the device. This is a stress rating only and functional per ma Digital Input Voltage to DGND 0.3V these of any other conditions above those indi-sections of this specification is not implied. Expooperation of the device a 000mW Power Dissipation (Any Package) to +75°C in the operational cated Operating Temperature Range to absolute maximum rating conditions for extended periods of time sure affect device reliability Only one absolute maximum rating may be . 0 to +70°C may appi ed at any one CAUTION _ ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; NING however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam


ESD SENSITIVE DEVIC

ORDERING GUIDE

Model	Function	Temperature Range	Package Option*
AD7341JN	Transmit Filter	0°C to +70°C	N-24
AD7341JP	Transmit Filter	0°C to +70°C	P-28A
AD7371JN	Receive Filter	0°C to +70°C	N-24
AD7371JP	Receive Filter	0°C to +70°C	P-28A

*N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC).





Signal-to-Noise Ratio (SNR)

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the filter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all nonfundamental signals (including harmonics) up to 3.5kHz.

while the AD7371 band pass filter has a lower cutoff frequency

of 180Hz and an upper cutoff frequency of 3.5kHz.

Second Harmonic

Second harmonic is the ratio of the second harmonic amplitude to the fundamental amplitude, expressed in dBs.

Third and Higher Harmonics

This is the amplitude ratio of the rms sum of the third and higher harmonics to the fundamental, expressed in dBs. Total harmonic distortion (THD) is the rms sum of the second harmonic and the third and higher harmonics.

Passband Ripple

This is the ripple in the passband section of the frequency response and is expressed in dBs. For the AD7341, it is measured in the band 0 to 3.3kHz, and for the AD7371 it is measured in the band 200Hz to 3.3kHz.

Passband Gain Error

Passband gain error is the deviation of the actual passband level from the ideal passband level. For the AD7341, it is measured with the attenuation set to 0dB (DB2-DB7 = 1); for the AD7371, it is measured with the gain set to 0dB (DB0-DB7 = 1).

Differential Group Delay

Absolute group delay is the rate of change of phase versus fre quency, do/df. For the AD7341 and AD7371, differential group delay is the absolute group delay in a specified band relative to the absolute group delay at IkHz. The specified band for the AD7341 is 0 to 3.3kHz and for the AD7371 it is 500Hz to 3.3kHz.

Offset Voltage

This is the amount of offset introduced into the input signal by the filter. For the AD7341 it is measured with the attenuation set at 0dB, and for the AD7371 it is measured with the gain set at 0dB.

Attenuation Range

For the AD7341, this is the amount by which the output can be attenuated, using the digital inputs DB7-DB2. Table I gives a selection of attenuations for various values of digital input.


Gain Range

For the AD7371, this is the amount by which the input can be amplified, using the digital inputs DB7-DB0. Table VI gives gain versus digital input code.

Relative Accuracy

This is a measure of the accuracy with which either the AD7341 attenuation or the AD7371 gain can be programmed, having allowed for the passband gain error. It is expressed in dBs relative to attenuation or gain setting with a digital input code of all 1s.

AD7341/AD7371 TYPICAL PERFORMANCE CURVES ($V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $f_{CLKIN} = 288$ kHz, $T_A = +25^{\circ}$ C unless otherwise stated)



AD7341 DIP PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1	TXOUT	Signal output pin from filter.
2	V _{ss}	Negative supply pin for the device. This is $-5V \pm 5\%$.
3	SYNCOUT	This output pulse is derived from the SCF (Switched Capacitor Filter) clock and can be used in system synchronization. The pulse frequency is $f_{SYNCOUT} = f_{CLKIN} / (N1 \times 5 \times N2)$, where f_{CLKIN} is the input frequency at CLKIN, N1 is the value loaded to the input programmable divider and N2 is the value loaded to the output programmable divider. N1 is set by DP0 and DP1 (see Table II). N2 is set by DS0, DS1 and DS2 and varies from 1 to 8. Table I shows the typical SYNCOUT frequencies which can be set when f_{CLKIN} is 288kHz and N1 is 1.
4	DS2	Unlatched digital input which is used to set SYNCOUT frequency. See Table I.
5	DS1	Unlatched digital input which is used to set SYNCOUT frequency. See Table I.
6	DS0	Unlatched digital input which is used to set SYNCOUT frequency. See Table I.
\bigwedge	DGND	Ground point for on chip digital circuitry.
9	SYNCIN	Positive supply pin for the on chip digital circuitry. This is $+5V \pm 5\%$. This asynchronous digital input resets the internal clock circuitry from which SYNCOUT is derived. This allows SYNCOUT to be synchronized to an external signal.
NO NO	DP/	Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table II.
11	DF0	Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table II.
12	CLKIN	Llock input for the device. This is internally divided to produce the SCF clock.
13	WR	Active low digital input. Data for the on chip programmable attenuation is loaded to the input latch when this signal goes low and is latched when it goes high.
14-19	DB7-DB2	Six-bit data bus which sets the attenuation level on the ontput. See Table III.
20	NC	No connect.
21	NC	No connect.
22	AGND	Ground point for the on-chip analog circuitry.
23	V_{DD}	Positive supply pin for the on-chip analog circuitry. This is $+5V \pm 5\%$.
24	TXIN	Filter input.

Table I. Setting	SYNCOUT	Frequency	Using	DS2.	DS1.	DSO
------------------	---------	-----------	-------	------	------	-----

DS2	DS1	DS0	SYNCOUT Frequency
0	0	0	7.2kHz
0	0	1	57.6kHz
0	1	0	28.8kHz
0	1	1	19.2kHz
1	0	0	14.4kHz
1	0	1	11.52kHz
1	1	0	9.6kHz
1	1	1	8.22kHz

Table II. S	Setting	CLKIN	Divide	Ratio	Using	DP1,	DPO
-------------	---------	-------	--------	-------	-------	------	-----

DPI	DP0	CLKIN Divide Ratio, N1
0	0	4
0	1	1
1	0	2
1	1	3

Table III.	Output	Attenuation	VS.	Digital	Input	Code

DB7	DB6	DB5	DB4	DB3	DB2	Attenuation dB
1	1	1	1	1	1	0
0	1	1	1	1	1	-6
0	0	1	1	1	1	- 12
0	0	0	1	1	1	-18
0	0	0	0	1	1	-24
0	0	0	0	0	1	- 30
0	0	0	0	0	0	- 38

REV. A

AD7371 DIP PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1	RXOUT	Signal output pin from filter.
2	Vss	Negative supply pin for the device. This is $-5V \pm 5\%$.
3	SYNCOUT	This output pulse is derived from the SCF (switched capacitor filter) clock and can be used in system synchronization. The pulse frequency is $f_{SYNCOUT} = f_{CLKIN} / (N1 \times 5 \times N2)$, where f_{CLKIN} is the input frequency at CLKIN, N1 is the value loaded to the input programmable divider and N2 is the value loaded to the output programmable divider. N1 is set by DP0 and DP1 (see Table V). N2 is set by DS0, DS1 and DS2 and varies from 1 to 8. Table IV shows the typical SYNCOUT frequencies which can be set when f_{CLKIN} is 288kHz and N1 is 1.
4	DS2	Unlatched digital input which is used to set SYNCOUT frequency. See Table IV.
5	DS1	Unlatched digital input which is used to set SYNCOUT frequency. See Table IV.
6	D\$0	Unlatched digital input which is used to set SYNCOUT frequency. See Table IV.
7	DGND	Ground point for on chip digital circuitry.
8	Vcc	Positive supply pin for the on chip digital circuitry. This is $+5V \pm 5\%$.
9	SPNCIN DP/	This digital input resets the internal clock circuitry from which SYNCOUT is derived. This allows SYNCOUT to be synchronized to an external signal. Unlached digital input in which is used to set divide ratio on the CLKIN input. See Table V.
11	DP0	Unlarghed digital input pit which is used to set divide ratio on the CLKIN input. See Table V.
12	GLKIN	Clock input for the device. This is internally divided to produce the SCF clock.
13	WR	Active low digital input. Data for the on chip programmable gain is loaded to the input latch when this signal goes low and is latched when it goes high.
14-21	DB7-DB0	Eight-bit data bus which sets the gain level on the input. See Table VI.
22	AGND	Ground point for the on-chip analog circuitry.
23	V _{DD}	Positive supply pin for the on-chip analog circuity. This is $+5V \neq 5\%$.
24	RXIN	Filter input.

Table	IV.	Setting	SYNCOUT	Frequency	Using	DS2,	DS1,
DS0							

Table V. Setting CLKIN Divide Ratio Using DP1, DP0

D\$2	DS1	DS0	SYNCOUT Frequency	
0	0	0	7.2kHz	
0	0	1	57.6kHz	
0	1	0	28.8kHz	
0	1	1	19.2kHz	
1	0	0	14.4kHz	
1	0	1	11.52kHz	
1	1	0	9.6kHz	
1	1	1	8.22kHz	

DP1	DP0	CLKIN Divide Ratio, N1		
0	0	4		
0	1	1		
1	0	2		
1	1	3		

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Gain dB
0	0	0	0	0	0	0	0	24
0	0	0	0	0	1	1	1	21
0	0	0	1	0	0	0	1	18
0	0	0	1	1	1	1	1	15
0	0	1	1	0	0	1	1	12
0	1	0	1	0	0	0	0	9
0	1	1	1	1	0	0	0	6
1	0	1	1	0	0	0	0	3
1	1	1	1	1	1	1	1	0

Table VI: Input Gain vs. Digital Input Code

-8-

CIRCUIT DESCRIPTION

AD7341 Filter

The AD7341 transmit filter performs the reconstruction or smoothing function for the transmit channel D/A converter. Figure 11 is the block diagram for the filter and programmable attenuation section.





Figure 11. AD7341 Filter Section

The transmit channel signal is applied at TXIN and is converted to a differential signal. It then goes to the fully differential switched capacitor low pass section. This is a seventh order elliptical filter which gives a 3.5kHz cut off frequency and stopband attenuation of greater than 70dB at frequencies above 6.1kHz. The use of the differential filter structure ensures an excellent harmonic distortion figure and also gives improved rejection of common mode noise such as clock feedthrough in the switched capacitor switching transistors. The filter cut off frequency depends directly on the clock driving the switched capacitor section and upon the capacitor matching. Capacitor matching is typically better than 2% and this means that if the clock is constant, cut off frequency variation from device to device will be less than 2%. Since the switched capacitor filters are sampled data systems (analog data) with a sampling frequency of 57.6kHz, they must be followed by a smoothing filter to remove aliased components due to this clock. This smoothing filter is a second order low pass continuous time section. The differential

AD7341/AD7371

outputs of the two smoothing filters are then recombined to a single ended signal. The level of SCF clock feedthrough at the output is typically -65dB. This can be further reduced by using a simple RC combination at the output (39kf) and 1000pF reduce the feedthrough to -80dB). The second order filter shown in Figure 22 reduces it to below -90dB. After recombination of the differential signals, a programmable attenuation stage follows. The attenuator circuit diagram is shown in Figure 12. It consists of an 8-bit multiplying DAC with the two LSBs (DB1, DB0) tied high. The transfer function is given by:

where A is the attenuation in dBs and N is the 6-bit binary code loaded to the device. Expressing N in terms of A gives:



output attenuation. The attenuation range is 0 to 38dB and al lows the user to adapt the output signal for different line specifications. Figure 13 shows how attenuation varies with input code, and Table III gives a selection of attenuations for specific codes.




Figure 13. Programmable Attenuation vs. Input Code for the AD7341

AD7371 Filter

The receive filter performs the antialiasing function for the receive channel A/D converter. It provides rejection of high frequency out-of-band signals, attenuation of low frequency noise at both 50Hz and 60Hz line frequencies and programmable gain for the input signal. Figure 14 is the block diagram for the filter and programmable gain section.




Figure 14. AD7371 Filter Section

The input signal is applied at RXIN and passes through the programmable gain stage. Figure 15 shows the circuit diagram for this. It consists of an 8-bit multiplying DAC and resistor combination in the feedback loop of an operational amplifier. The transfer function is given by:

$$G = 20 \log \frac{272.2}{N+17.2}$$

G is the gain in dBs and N is the 8-bit binary code loaded to the device. Varying this code between 0 and 255 gives a gain range of 24dB to 0dB. Expressing N in terms of G gives:

$$N = \frac{272.2}{10^{G/20}} - 17.2$$

Figure 16. Programmable Gain vs. Input Code for the

200

100

DBO

8-BIT

15.85R

DB7

DB

After the PGA stage, the receive signal is converted to a fully differential signal before going to the differential filters. The first differential filter is a second order continuous time section. This is necessary to provide antialiasing for the sampling switched capacitor filter. The continuous time filter eliminates any high frequency components from the input signal which would be aliased back into the passband of the switched capacitor filter and appear as noise. Following the continuous time filter, the fourth order elliptical high pass switched capacitor section has a cutoff frequency of 180Hz, and the seventh order elliptical low pass switched capacitor section has a cutoff frequency of 3.5kHz. As in the reconstruction filter, the cutoff frequency variation from device to device for fixed CLKIN is typically less than 2%. On recombination of the differential signals, the output goes to RXOUT.

SCF Clock and System Synchronization

The clock generation circuitry for both the AD7341 and the AD7371 is identical and is shown in Figure 17. For the specified filter response, the switched capacitor clock must be 57.6kHz. This means that CLKX in Figure 17 must always be 288kHz ($57.6kHz \times 5$). The input programmable divider allows the user the option of four CLKIN frequencies (288kHz, 576kHz, 864kHz or 1152kHz). The input divider can then be programmed to ensure that CLKX is 288kHz.




Figure 17. AD7341/AD7371 Clock Generation Circuitry

The AD7341 and the AD7371 are always used with a DAC and ADC respectively. The DAC and ADC update and sample at a certain rate (9.6kHz or 7.2kHz, for example). The filters sample at 57.6kHz. In order to ensure that there is no low frequency aliasing, the DAC/ADC rate must be synchronized with the SCF clock. This means the SCF rate must be an integral multiple of the DAC/ADC rate. The AD7341/AD7371 actually generates this required synchronized clock on chip. The output programmable divider allows division of the SCF clock by 1 to 8. The divide ratio is determined by inputs DS0–DS2. The output of

the programmable divider goes to $\overline{SYNCOUT}$ which is then used to drive either the \overline{CONVST} input of an ADC or the \overline{LDAC} input of a DAC. The output programmable divider also has a reset input (\overline{SYNCIN}). This is normally tied high. When it is brought low, the counter is reset. On returning high, the counter is reactivated. By using this \overline{SYNCIN} facility, it is possible to adjust the point in time at which sampling occurs while maintaining the same rate. This is useful in modem applications and is known as cycle slipping. Figure 18 shows the complete timing waveforms for the AD7341/AD7371.




Figure 18. AD7341/AD7371 Timing Waveforms

PPLYING THE AD7341/7371

The prime application for the AD7341/7371 is in the analog from end for echo-canceling modelnt. Here, the filters are comound with a high resolution DAC and ADC to provide the interface between the analog and the digital domain. The excellent noise performance of the AD7311 and the high resolution of the AD7871 (14-bi) ADC combine to allow the modem echocancelling loop to be implemented totally in the digital domain. This overcomes the disadvantage with lower resolution systems which need to do a digital approximation of the echo and reconstruct in analog form for an analog echo-cancelling loop.

Conversely, in the modem transmitter, the combination of AD7341 and high resolution DAC (14-bit AD7840) allows transmission of the signal with minimum impairments to the line.

Figure 19 shows a typical hardware interface between the analog front end chipset and the ADSP-2101 in an echo-cancelling modem. The ADSP-2101 is the new DSP microcomputer from Analog Devices. It has program memory and data memory on chip




Figure 19. Modem Analog Front End and Interface to ADSP-2101 DSP

and is code compatible with the ADSP-2100. It also has two serial ports. The particular configuration, shown in Figure 19, uses the serial interface on both the AD7840 and AD7871 to talk to one of the ADSP-2101 serial ports. The system timing diagram is shown on Figure 20. The 288kHz clock drives the two filters and the ADC. The SYNCIN pulse may be used to set the absolute sampling instant. DS0, DS1 and DS2 on the AD7371 are programmed to give a 9.6kHz SYNCOUT signal. This drives the AD7871 CONVST input and is thus the sampling rate. SCLK on the AD7871 clocks out serial data on its rising edge. SSTRB is the framing pulse for the serial data. Within this framing pulse, a 16-bit data stream is output on the SDATA line. Each data bit is valid on the falling edge of SCLK. There are two leading zeros and the 14-bit conversion result appears after these. When RFS on the ADSP-2101 goes low, data appearing on DR is clocked into the receive shift register on each falling edge of SCLK. Once the 16 data bits have been received an internal interrupt is set and the processor can read the data




Figure 20. System Timing for Figure 19

The circuit of Figure 19 also uses the $\overline{\text{SSTRB}}$ signal to frame the transmit data from the DSP. Thus, when $\overline{\text{SSTRB}}$ goes low, data contained in the transmit shift register of the DSP is clocked out on each rising edge of SCLK. The AD7840, in turn, loads each data bit into its input register on the SCLK falling edges. The DAC output is updated when 16 data bits have been received. Using the ADSP-2101 and the chipset, the modem hardware is simplified. The number of lines required to connect the chips is much less than a parallel interface structure would need and no external glue logic is required.

CHIPSET LAYOUT

Figure 23 is the circuit diagram for a modem analog front end based on the Analog Devices chip set. The component overlay is given in Figure 21, while the PCB layout is given in Figures 24 and 25.


The modem analog front end uses the AD7341, AD7371, AD7840 and AD7871. Total channel SNR performance is better than 72dB with a full scale input signal and unity gain on the filter chips. The 14-bit resolution of the converters gives an instantaneous dynamic range of 84dB. If greater dynamic range is required, then the AD7371 PGA can be used to give up to 24dB extra.

The evaluation board makes full use of the flexible interfaces on the AD7840 and the AD7871. J1 is a 96-way VME bus connector which carries the parallel interface for the board. This plugs directly into the connector on the evaluation board for the ADSP-2100, which is another in the Analog Devices family of Digital Signal Processors and is code compatible with the ADSP-2101. Thus, direct interfacing between the boards is postible. All the signals necessary for interfacing to other DSPs are available on J1. The 9-way D-Type connector, J2, carries the serial interface for the board. This allows DSPs with serial ports to interface directly to the chipset.

Power supplies used to operate the board are $\pm 5V$ shalog supplies and a single $\pm 5V$ digital supply. A $\pm 5V$ analog supply is derived from the $\pm 15V$ supply by using the 78L05/79L05 kegulators. This supply is used for the AD7344, AD7371, AD7840 and AD7871. The supply grounds are tiel together on the board so that there is no need to have them connected back at the supply source.

The analog input and output ranges are both $\pm 10V$. The analog input is attenuated by IC1 and associated circuitry to give the required $\pm 3V$ input range for the filter and ADC. Likewise, the analog output from the reconstruction filter ($\pm 3V$) is gained up by the output amplifier (IC6) to give a $\pm 10V$ output. This output amplifier also contains a simple second order filter to further attenuate the switched capacitor clock noise at the output.

There are three digital inputs to the board. These are CLKIN, ADC SYNCIN and DAC SYNCIN. CLKIN provides the clock for the ADC and filters. The DIP switches on the board have been set up to accept a nominal clock of 288kHz for the filters. ADC SYNCIN and DAC SYNCIN can be used to resynchronize the filters/converters with an external synchronizing signal. If this is not required, then both of these inputs should be tied high.



Parallel Interface

If the parallel interface is required, then the four latch chips (IC7 to IC10) should be inserted into the sockets provided. Links L16, L17, L18, L5 and L6 should be omitted. This isolates the serial port from bus activity. Link L15 should be inserted to choose 14-bit parallel operation for the ADC. Omit links L14 and L13. Internal or external clock operation for the ADC may be chosen by L11 and L12. L11 gives external clock operation, while L12 gives internal clock operation. AD7871 conversion is started by CONVST (pin 1) going low. When conversion is complete, INT/BUSY (pin 4) goes low. IC13 extends this pulse. This is then used to read the ADC result into the latches and to interrupt the processor. The processor interrupt service routine then reads the latch contents. Note that the data format is 14 bits with sign extension to 16 bits.

On the AD7840 insert L2 to tie the chip select low and omit L1. Insert L3 to use $\overrightarrow{SYNCOUT}$ of filter to write to the DAC and omit L4. Thus, the processor writes data to the latches and the DAC gets updated on every rising edge of $\overrightarrow{WR}/\overrightarrow{SYNC}$. The data format is 14-bit right justified.

Serial Interface

If the serial interface is required, then omit the four latches (74LS374) and use the serial connector (J2). Links L5, L6, L16, L17 and L18 must be inserted. Omit L15 and insert L14. This places the AD7871 in serial mode of operation with continuously running SCLK. As in the parallel mode, conversion is

started by CONVST going low. Serial data appears on Pin (SDATA) as conversion is taking place, and it is latched into the processor shift register on each falling edge of SCLK. The frame synchronization pulse for the data is on Pin 7 (SSTRB) The data format is 16-bit with the MSB first. The 16 bits of data are made up of two leading zeros and the 14-bit conversion result. For the DAC in the serial mode omit L3 and insert L4. This provides the necessary inversion of the SYNCOUT pulse from the filter so that it can be used as the frame synchronization for the DAC and the processor. When this goes low data in the processor shift register is clocked out on each rising edge of SCLK and latched into the DAC shift register on each falling edge of SCLK. Since LDAC (Pin 24) is tied permanently low, the DAC register is updated automatically when the 16-bit data stream has been received. The format of this data stream is set up by links L7 to L10. Consult Table I on the AD7840 data sheet for the appropriate settings. Figure 22, below, shows the pin designations for J2.




Figure 22. Pin Configuration for J2 (Front View)







Figure 23. Circuit Diagram for Modem Analog Front End








MECHANICAL INFORMATION


OUTLINE DIMENSIONS

Dimensions are shown in inches and (mm).

24-Pin Plastic DIP (N-24)



28-Pin Plastic Leaded Chip Carrier (P-28A)



PRINTED IN U.S.A