

FCH104N60

June 2014

N-Channel SuperFET® II MOSFET

600 V, 37 A, 104 mΩ

Features


- 650 V @ T_J = 150°C
- Typ. $R_{DS(on)}$ = 96 m Ω
- Ultra Low Gate Charge (Typ. Q_g = 63 nC)
- Low Effective Output Capacitance (Typ. C_{oss(eff.)} = 280 pF)
- 100% Avalanche Tested
- · RoHS Compliant


Applications

- · Telecom / Sever Power Supplies
- · Industrial Power Supplies

Description

SuperFET® II MOSFET is Fairchild Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy. Consequently, SuperFET II MOSFET is suitable for various AC/DC power conversion for system miniaturization and higher efficiency.





Absolute Maximum Ratings T_C = 25°C unless otherwise noted.

Symbol		Parameter			Unit
V _{DSS}	Drain to Source Voltage			600	V
	Cata to Course Valtage	- DC		±20	V
V_{GSS}	Gate to Source Voltage	- AC	(f > 1 Hz)	±30	_ v
Desir Comment		- Continuous (T _C = 25°C)	/	37	Α
I _D Drain Current	- Continuous (T _C = 100°C)		24	_ A	
I _{DM}	Drain Current	- Pulsed	(Note 1)	111	Α
E _{AS}	Single Pulsed Avalanche Energy		(Note 2)	809	mJ
I _{AR}	Avalanche Current		(Note 1)	6.8	Α
E _{AR}	Repetitive Avalanche Energy		(Note 1)	3.57	mJ
dv/dt	MOSFET dv/dt			100	1//20
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	20	V/ns
D	Davier Dissipation	$(T_C = 25^{\circ}C)$		357	W
P_{D}	Power Dissipation	- Derate Above 25°C		2.85	W/oC
T _J , T _{STG}	Operating and Storage Temperate	ure Range		-55 to +150	°C
T _L	Maximum Lead Temperature for S	Soldering, 1/8" from Case for 5	Seconds	300	°C

Thermal Characteristics

Symbol	Parameter	FCH104N60	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	0.35	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max. 40		- 0/00

Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FCH104N60	FCH104N60	TO-247	Tube	N/A	N/A	30 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Off Charac	cteristics					
BV _{DSS} Drain to Source Breakdown Vo	Drain to Source Preakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 10 \text{ mA}, T_J = 25^{\circ}\text{C}$	600	-	-	V
	Dialii to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 10 \text{ mA}, T_J = 150^{\circ}\text{C}$	650	-	-	V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 10 mA, Referenced to 25°C	-	0.67	-	V/°C
1	Zero Gate Voltage Drain Current	V _{DS} = 600 V, V _{GS} = 0 V	-	-	1	μA
I _{DSS}	Zero Gate voltage Drain Current	$V_{DS} = 480 \text{ V}, V_{GS} = 0 \text{ V}, T_{C} = 125^{\circ}\text{C}$	-	1.98	-	μΑ
I _{GSS}	Gate to Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA

On Characteristics

V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2.5	-	3.5	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 18.5 A	-	96	104	mΩ
9 _{FS}	Forward Transconductance	V _{DS} = 20 V, I _D = 18.5 A	-	33	-	S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 200 V V 20V	-	3130	4165	pF
C _{oss}	Output Capacitance	V _{DS} = 380 V, V _{GS} = 0 V, f = 1 MHz		75	100	pF
C _{rss}	Reverse Transfer Capacitance			3.66	-	pF
Coss(eff.)	Effective Output Capacitance	$V_{DS} = 0 \text{ V to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	280	-	pF
Q _{g(tot)}	Total Gate Charge at 10V	V _{DS} = 380 V, I _D = 18.5 A,	-	63	82	nC
Q_{gs}	Gate to Source Gate Charge	V _{GS} = 10 V	-	14	-	nC
Q_{gd}	Gate to Drain "Miller" Charge	(Note 4)	-	15	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	0.97	-	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time		-	26	62	ns
t _r	Turn-On Rise Time	$V_{DD} = 380 \text{ V}, I_D = 18.5 \text{ A},$	- /	18	46	ns
t _{d(off)}	Turn-Off Delay Time	V_{GS} = 10 V, R_g = 4.7 Ω	-/	72	154	ns
t _f	Turn-Off Fall Time	(Note 4)	-	3.3	17	ns

Drain-Source Diode Characteristics

I _S	Maximum Continuous Drain to Source Diode Forward Current			-	37	Α
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current			-	114	Α
V_{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 18.5 A	-	-	1.2	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 18.5 A,	-	414	-	ns
Q _{rr}	Reverse Recovery Charge			8.8	-	μC

Notes:

- 1. Repetitive Rating: pulse width limited by maximum junction temperature.
- 2. I_{AS} = 6.8 A, R_{G} = 25 Ω , Starting T_{J} = 25°C
- 3. I $_{SD} \leq$ 18.5 A, di/dt \leq 200 A/ μ s, V $_{DD} \leq$ 380 V, Starting T $_{J}$ = 25°C
- 4. Essentially Independent of Operating Temperature.

Typical Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



Typical Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. Eoss vs. Drain to Source Voltage




Figure 8. On-Resistance Variation vs. Temperature





Figure 10. Maximum Drain Current vs. Case Temperature



Typical Characteristics (Continued)

Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms





Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms







Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

Mechanical Dimensions

TO-247 3L



NOTES: UNLESS OTHERWISE SPECIFIED.

- A. PACKAGE REFERENCE: JEDEC TO-247, ISSUE E, VARIATION AB, DATED JUNE, 2004.
- B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH. AND TIE BAR EXTRUSIONS.
- C. ALL DIMENSIONS ARE IN MILLIMETERS.
- D. DRAWING CONFORMS TO ASME Y14.5 1994

DOES NOT COMPLY JEDEC STANDARD VALUE

NOTCH MAY BE SQUARE

G. DRAWING FILENAME: MKT-TO247A03_REV03

Figure 17. TO-247, Molded, 3 Lead, Jedec Variation AB

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TO247-003





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP®* BitSiC™ Build it Now™ CorePLUS™ CorePOWER™

CROSSVOLT™ CTL™

Current Transfer Logic™ DEUXPEED®

Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

Fairchild®

Fairchild Semiconductor® FACT Quiet Series™ FACT[®]

FAST® FastvCore™ FETBench™ FPS™

F-PFS™ FRFFT®

Global Power ResourceSM GreenBridge™

Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™

IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™

mWSaver® OptoHiT™ **OPTOLOGIC®** OPTOPLANAR®

® PowerTrench® PowerXS™

Programmable Active Droop™

OFET QSTM Quiet Series™ RapidConfigure™

) TM ng our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™

SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM ®*

TinyBoost[®] TinyBuck[®] TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®*

uSerDes™ **UHC®**

Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™ ? ? TM

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 168