


Clock Generator for Intel® Eaglelake Chipset

Features

- Intel® CK505 Rev. 1.0 Compliant
- · Low power push-pull type differential output buffers
- PCI-Express Gen 2 Compliant SRC clocks (exclude SRC0 and SRC1)
- 8-step programmable drive strength for single-ended clocks
- · Differential CPU clocks with selectable frequency
- 100 MHz Differential SRC clocks
- 100 MHz Differential LCD clock
- 96 MHz Differential DOT clock
- 48 MHz USB clock
- 33 MHz PCI clocks
- 27MHz non-spread Video clock

- · 25 MHz Video clocks
- 1396 Firewire clock
- Buffered Reference Clock 14.318 MHz
- 14.318 MHz Crystal Input or Clock Input
- · Low-voltage frequency select input
- I²C support with readback capabilities
- Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction
- Industrial Temperature -40°C to 85°C
- 3.3V Power supply
- 64-pinTSSOP packages

ĺ	CPU	SRC	PCI	REF	DOT96	USB_48	LCD	SE
Ī	x2 / x3	x7/12	x6	x 1	x 1	x 1	x1	x2





64 TSSOP Pin Definition

Pin No.	Name	Туре	Description				
1	PCI0/OE#_0/2_A	I/O, SE	3.3V, 33MHz clock/3.3V OE# Input mappable via I2C to control either SRC0 or SRC2. (Default PCI0, 33MHz clock)				
2	VDD_PCI	PWR	3.3V Power supply for PCI PLL.				
3	PCI1/OE#_1/4_A	I/O, SE	3.3V, 33MHz clock/3.3V OE# Input mappable via I2C to control either SRC1 or SRC4. (Default PCI1, 33MHz clock)				
4	PCI2/TME	I/O, SE	3.3V tolerance input for overclocking enable pin/3.3V, 33MHz clock. (Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications,				
5	PCI3/CFG0	I/O, SE, PD	3.3V tolerant input for CPU frequency selection/3.3V 33MHz clock. (Refer to DC Electrical Specifications table for Vil_PCI3/CFG0 and Vih_PCI3/CFG0 specifications).				
			CFG PCI2/T PCI3/ PLL1 PLL2 PLL3				
			[1:0] ME CGF0 Mode Output SSC Output SSC Output SSC				
			00 x Low 0-Def CPU/SRC/PCi33 Down USB NA				
			01 x Mid 1 CPU Down USB NA SRC/PCl33 Down 10 0 High 2 CPU Center USB NA SRC/PCl33 Down				
			11 1 High 3 CPU Center USB/25M NA SRC/PCI33 Down				
0	DOLLIODOS EN	1/0 05	0.04.1				
6	PCI4/SRC5_EN	I/O, SE	3.3V tolerant input to enable SRC5/3.3V, 33MHz clock. (Sampled on the CKPWRGD assertion) 1 = SRC5, 0 = CPU_STP#				
7	PCIF/ITP_EN	I/O, SE	3.3V LVTTL input to enable SRC8 or CPU2_ITP/3.3V, 33MHz clock. (Sampled on the CKPWRGD assertion) 1 = CPU2 ITP, 0 = SRC8				
8	VSS_PCI	GND	Ground for outputs.				
9	VDD_48	PWR	3.3V Power supply for outputs and PLL.				
10	USB_48/FSA	I/O	3.3V tolerant input for CPU frequency selection/fixed 3.3V, 48MHz clock output. (Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications)				
11	VSS_48	GND	Ground for outputs.				
12	VDD_IO	PWR	0.7V Power supply for outputs.				
13	SRC0/DOT96	O, DIF	100MHz Differential serial reference clocks/Fixed 96MHz clock output. (Selected via I2C default is SRC0)				
14	SRC0#/DOT96#	O, DIF	100MHz Differential serial reference clocks/Fixed 96MHz clock output. (Selected via I2C default is SRC0)				
15	VSS_IO	GND	Ground for PLL2.				
16	VDD_PLL3	PWR	3.3V Power supply for PLL3				
17	SRC1/LCD100/SE1	O, DIF, SE	100MHz Differential serial reference clocks/100MHz LCD video clock/SE1 clocks. (Default SRC1, 100MHz clock)				
18	SRC1#/LCD100#/SE2	O, DIF, SE					
19	VSS_PLL3	GND	Ground for PLL3.				
20	VDD_PLL3_IO	PWR	IO Power supply for PLL3 outputs.				
21	SRC2/SATA	O, DIF	100MHz Differential serial reference clocks.				
22	SRC2#/SATA#	O, DIF					
23	VSS_SRC	GND	Ground for outputs.				
24	SRC3/OE#_0/2_B	I/O, Dif	100MHz Differential serial reference clocks / 3.3V OE#_0/2_B, input, mappable via I2C to control either SRC0 or SRC2. (Default SRC3, 100MHz clock)				
25	SRC3#OE#_1/4_B	I/O, Dif	100MHz Differential serial reference clocks / 3.3V OE#_1/4_B input, mappable via I2C to control either SRC1 or SRC4. (Default SRC3, 100MHz clock)				



64 TSSOP Pin Definition (continued)

Pin No.	Name	Туре	Type Description	
26	VDD_SRC_IO	PWR	IO power supply for SRC outputs.	
27	SRC4	O, DIF		
28	SRC4#	O, DIF	100MHz Differential serial reference clocks.	
29	VSS_SRC	GND	Ground for outputs.	
30	SRC9	O, DIF	100MHz Differential serial reference clocks.	
31	SRC9#	O, DIF	100MHz Differential serial reference clocks.	
32	SRC11#/OE#_9	I/O, Dif	100MHz Differential serial reference clocks/3.3V OE#9 Input controlling SRC! (Default SRC11, 100MHz clock)	
33	SRC11/OE#_10	I/O, Dif	100MHz Differential serial reference clocks/3.3V OE#10 Input controlling SRC10. (Default SRC11, 100MHz clock)	
34	SRC10	O, DIF	100MHz Differential serial reference clocks.	
35	SRC10#	O, DIF	100MHz Differential serial reference clocks.	
36	VDD_SRC_IO	PWR	IO Power supply for SRC outputs.	
37	SRC5#CPU_STP#	I/O, Dif	3.3V tolerant input for stopping CPU outputs/100MHz Differential serial reference clocks.	
38	SRC5/PCI_STP#	I/O, Dif	3.3V tolerant input for stopping PCI and SRC outputs/100MHz Differential serial reference clocks.	
39	VDD_SRC	PWR	3.3V Power supply for SRC PLL.	
40	SRC6#	O, DIF	100MHz Differential serial reference clocks.	
41	SRC6	O, DIF	100MHz Differential serial reference clocks.	
42	VSS_SRC	GND	Ground for outputs.	
43	SRC7#/OE#_6	I/O, Dif	•	
44	SRC7/OE#_8	I/O, Dif	100MHz Differential serial reference clocks/3.3V OE#8 Input controlling SRC8. (Default SRC7, 100MHz clock).	
45	VDD_SRC_IO	PWR	0.7V power supply for SRC outputs.	
46	SRC8#/CPU2#_ITP#	O, DIF	Selectable differential CPU or SRC clock output. ITP_EN = 0 at CKPWRGD assertion = SRC8 ITP_EN = 1 @ CKPWRGD assertion = CPU2 (Note: CPU2 is an iAMT clock in iAMT mode depending on the configuration set in Byte 11 Bit3:2)	
47	SRC8/CPU2_ITP	O, DIF	Selectable differential CPU or SRC clock output. ITP_EN = 0 at CKPWRGD assertion = SRC8 ITP_EN = 1 @ CKPWRGD assertion = CPU2 (Note: CPU2 is an iAMT clock in iAMT mode depending on the configuration set in Byte 11 Bit3:2)	
48	IO_VOUT	PWR	Integrated Linear Regulator Control.	
49	VDD_CPU_IO	PWR	IO Power supply for CPU outputs.	
50	CPU1#	O, DIF	Differential CPU clock outputs. (Note: CPU1 is an iAMT clock in iAMT mode depending on the configuration set in Byte 11 Bit3:2)	
51	CPU1	O, DIF	Differential CPU clock outputs. (Note: CPU1 is an iAMT clock in iAMT mode depending on the configuration set in Byte 11 Bit3:2)	
52	VSS_CPU	GND	Ground for outputs.	
53	CPU#0	O, DIF	'	
54	CPU0	O, DIF	·	
55	VDD_CPU	PWR	3.3V Power supply for CPU PLL.	
56	CKPWRGD/PD#	I	3.3V LVTTL input. This pin is a level sensitive strobe used to latch the FS_A, FS_B, FS_C, FS_D, SRC5_SEL, and ITP_EN. After CKPWRGD (active HIGH) assertion, this pin becomes a real-time input for asserting power down (active LOW).	



64 TSSOP Pin Definition (continued)

Pin No.	Name	Туре	Description	
57	FSB/TEST_MODE	I	3.3V tolerant input for CPU frequency selection. Selects Ref/N or Tri-state when in test mode 0 = Tri-state, 1 = Ref/N. Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications.	
58	VSS_REF	GND	Ground for outputs.	
59	XOUT	O, SE	14.318MHz Crystal output. (Float XOUT if using CLKIN)	
60	XIN/CLKIN	I	14.318MHz Crystal input or 3.3V, 14.318MHz input clock signal.	
61	VDD_REF	PWR	3.3V Power supply for outputs and also maintains SMBUS registers during power-down.	
62	REF0/FSC/TEST_SEL	I/O	3.3V tolerant input for CPU frequency selection/fixed 14.318MHz clock output. Selects test mode if pulled to V_{IHFS_C} when CKPWRGD is asserted HIGH. Refer to DC Electrical Specifications table for V_{ILFS_C} , V_{IMFS_C} , V_{IHFS_C} specifications.	
63	SMB_DATA	I/O	SMBus compatible SDATA.	
64	SMB_CLK	I	SMBus compatible SCLOCK.	

Table 1. Frequency Select Pin (FSA, FSB and FSC)

FSC	FSB	FSA	CPU	SRC	PCIF/PCI	27MHz	REF	DOT96	USB
0	0	0	266MHz						
0	0	1	133MHz						
0	1	0	200MHz						
0	1	1	166MHz	100MHz	33MHz	27MHz	14.318MHz	96MHz	48MHz
1	0	0	333MHz		332			00	
1	0	1	100MHz						
1	1	0	400MHz						
1	1	1	200MHz						

Frequency Select Pin (FSA, FSB and FSC)

Apply the appropriate logic levels to FSA, FSB, and FSC inputs before CKPWRGD assertion to achieve host clock frequency selection. When the clock chip sampled HIGH on CKPWRGD and indicates that VTT voltage is stable then FSA, FSB, and FSC input values are sampled. This process employs a one-shot functionality and once the CKPWRGD sampled a valid HIGH, all other FSA, FSB, FSC, and CKPWRGD transitions are ignored except in test mode.

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to

their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. The interface cannot be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code described in *Table 2*.

The block write and block read protocol is outlined in *Table 3* while *Table 4* outlines byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Table 2. Command Code Definition

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'



Table 3. Block Read and Block Write Protocol

	Block Write Protocol		Block Read Protocol		
Bit	Description	Bit	Description		
1	Start	1	Start		
8:2	Slave address–7 bits	8:2	Slave address–7 bits		
9	Write	9	Write		
10	Acknowledge from slave	10	Acknowledge from slave		
18:11	Command Code-8 bits	18:11	Command Code–8 bits		
19	Acknowledge from slave	19	Acknowledge from slave		
27:20	Byte Count–8 bits	20	Repeat start		
28	Acknowledge from slave	27:21	Slave address-7 bits		
36:29	Data byte 1–8 bits	28	Read = 1		
37	Acknowledge from slave	29	Acknowledge from slave		
45:38	Data byte 2–8 bits	37:30	Byte Count from slave–8 bits		
46	Acknowledge from slave	38	Acknowledge		
	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave–8 bits		
	Data Byte N-8 bits	47	Acknowledge		
	Acknowledge from slave	55:48	Data byte 2 from slave–8 bits		
	Stop	56	Acknowledge		
			Data bytes from slave / Acknowledge		
			Data Byte N from slave–8 bits		
			NOT Acknowledge		
			Stop		

Table 4. Byte Read and Byte Write Protocol

	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code-8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte-8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address–7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave–8 bits
		38	NOT Acknowledge
		39	Stop



Control Registers

Byte 0: Control Register 0

Bit	@Pup	Name	Description	
7	HW	FS_C	CPU Frequency Select Bit, set by HW	
6	HW	FS_B	CPU Frequency Select Bit, set by HW	
5	HW	FS_A	CPU Frequency Select Bit, set by HW	
4	0	iAMT_EN	Set via SMBus or by combination of PWRDWN, CPU_STP, and PCI_ST 0 = Legacy Mode, 1 = iAMT Enabled, Sticky 1	
3	0	RESERVED	RESERVED	
2	0	SRC_MAIN_SEL	Select source for SRC clock, 0 = SRC_MAIN = PLL1, PLL3_CFB Table applies 1 = SRC_MAIN = PLL3, PLL3_CFB Table does not apply	
1	0	SATA_SEL	Select source of SATA clock 0 = SATA SRC_MAIN, 1= SATA PLL2	
0	1	PD_Restore	Save Config. In powerdown 0 = Config. Cleared, 1 = Config. Saved	

Byte 1: Control Register 1

Bit	@Pup	Name	Des	scription	
7	0	SRC0_SEL	Select for SRC0 or DOT96, 0 = SRC0, 1 = DOT96		
6	0	PLL1_SS_DC	Select for down or center SS, 0 = Down spread, 1 = Center spread		
5	0	PLL3_SS_DC	Select for down or center SS, 0 = Down spread, 1 = Center spre	ad	
4	0	PLL3_CFB3	Bit 4:1 only apply when SRC_SEL	=0	
3	0	PLL3_CFB2	0000 = PLL3 Disable Default	PLL3 OFF, SRC1 = SRC_MAIN	
2	0	PLL3_CFB1	0001 = 100 MHz 0.5% SSC Stby	PLL3 ON, SRC1 = SRC_MAIN	
1	1	PLL3_CFB0	config to HW mode 3) 1110 = RESERVED 1111 = RESERVED	4B (98.304M) on SE2 SE2 isabled (set whenPCl3/CFB0 is set high to	
0	1	PCI_SEL	Select PCI Clock source from PLL 0 = PLL1, 1 = SRC_MAIN	1 or SRC_MAIN	

Byte 2: Control Register 2

Bit	@Pup	Name	Description	
7	1		Output enable for REF 0 = Output Disabled, 1 = Output Enabled	
6	1		Output enable for USB 0 = Output Disabled, 1 = Output Enabled	

......DOC #: SP-AP-0021 (Rev AA) Page 6 of 28



Byte 2: Control Register 2 (continued)

Bit	@Pup	Name	Description	
5	1	PCIF0_OE	Output enable for PCIF0 0 = Output Disabled, 1 = Output Enabled	
4	1	PCI4_OE	Output enable for PCI4 0 = Output Disabled, 1 = Output Enabled	
3	1	PCI3_OE	Output enable for PCI3 0 = Output Disabled, 1 = Output Enabled	
2	1	PCI2_OE	Output enable for PCI2 0 = Output Disabled, 1 = Output Enabled	
1	1	PCI1_OE	Output enable for PCI1 0 = Output Disabled, 1 = Output Enabled	
0	1	PCI0_OE	Output enable for PCI0 0 = Output Disabled, 1 = Output Enabled	

Byte 3: Control Register 3

Bit	@Pup	Name	Description
7	1	SRC11_OE	Output enable for SRC11 0 = Output Disabled, 1 = Output Enabled
6	1	SRC10_OE	Output enable for SRC10 0 = Output Disabled, 1 = Output Enabled
5	1	SRC9_OE	Output enable for SRC9 0 = Output Disabled, 1 = Output Enabled
4	1	SRC8/ITP_OE	Output enable for SRC8 or ITP, 0 = Output Disabled, 1 = Output Enabled
3	1	SRC7_OE	Output enable for SRC7 0 = Output Disabled, 1 = Output Enabled
2	1	SRC6_OE	Output enable for SRC6 0 = Output Disabled, 1 = Output Enabled
1	1	SRC5_OE	Output enable for SRC5 0 = Output Disabled, 1 = Output Enabled
0	1	SRC4_OE	Output enable for SRC4 0 = Output Disabled, 1 = Output Enabled

Byte 4: Control Register 4

Bit	@Pup	Name	Description
7	1	SRC3_OE	Output enable for SRC3 0 = Output Disabled, 1 = Output Enabled
6	1	SRC2/SATA_OE	Output enable for SATA/SRC2 0 = Output Disabled, 1 = Output Enabled
5	1	SRC1_OE	Output enable for SRC 0 = Output Disabled, 1 = Output Enabled
4	1	SRC0/DOT96_OE	Output enable for SRC0/DOT96 0 = Output Disabled, 1 = Output Enabled
3	1	CPU1_OE	Output enable for CPU1 0 = Output Disabled, 1 = Output Enabled
2	1	CPU0_OE	Output enable for CPU0 0 = Output Disabled, 1 = Output Enabled
1	1	PLL1_SS_EN	Enable PLL1's spread modulation, 0 = Spread Disabled 1 = Spread Enabled
0	1	PLL3_SS_EN	Enable PLL3's spread modulation 0 = Spread Disabled, 1 = Spread Enabled



Byte 5: Control Register 5

Bit	@Pup	Name	Description
7	0	OE#_0/2_EN_A	Enable OE#_0/2 (clk req) 0 = Disabled OE#_0/2, 1 = Enabled OE#_0/2,
6	0	OE#_0/2_SEL_A	Set OE#_0/2 → SRC0 or SRC2 0 = OE#_0/2→SRC0, 1 = OE#_0/2→SRC2
5	0	OE#_1/4_EN_A	Enable OE#_1/4 (clk req) 0 = Disabled OE#_1/4, 1 = Enabled OE#_1/4,
4	0	OE#_1/4_SEL_A	Set OE#_1/4 → SRC1 or SRC4 0 = OE#_1/4→SRC1, 1 = OE#_1/4→SRC4
3	0	OE#_0/2_EN_B	Enable OE#_0/2 (clk req) 0 = Disabled OE#_0/2 1 = Enabled OE#_0/2
2	0	OE#_0/2_SEL_B	Set OE#_0/2 → SRC0 or SRC2 0 = OE#_0/2→SRC0, 1 = OE#_0/2→SRC2
1	0	OE#_1/4_EN_B	Enable OE#_1/4 (clk req) 0 = Disabled OE#_1/4, 1 = Enabled OE#_1/4,
0	0	OE#_1/4_SEL_B	Set OE#_1/4 → SRC1 or SRC4 0 = OE#_1/4→SRC1, 1 = OE#_1/4→SRC4

Byte 6: Control Register 6

Bit	@Pup	Name	Description
7	0	OE#_6_EN	Enable OE#_6 (clk req) → SRC6
6	0	OE#_8_EN	Enable OE#_8 (clk req) → SRC8
5	0	OE#_9_EN	Enable OE#_9 (clk req) → SRC9
4	0	OE#_10_EN	Enable OE#_10 (clk req) → SRC10
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	LCD_100_STP_CTRL	Allows control of LCD_100 with assertion of PCI_STP# 0 = Free runningLCD_100, 1 = Stopped with PCI_STP#
0	0	SRC_STP_CTRL	Allows control of SRC with assertion of PCI_STP# 0 = Free running SRC 1 = Stopped with PCI_STP#

Byte 7: Vendor ID

Bit	@Pup	Name	Description
7	0	Rev Code Bit 3	Revision Code Bit 3
6	0	Rev Code Bit 2	Revision Code Bit 2
5	0	Rev Code Bit 1	Revision Code Bit 1
4	1	Rev Code Bit 0	Revision Code Bit 0
3	1	Vendor ID bit 3	Vendor ID Bit 3
2	0	Vendor ID bit 2	Vendor ID Bit 2
1	0	Vendor ID bit 1	Vendor ID Bit 1
0	0	Vendor ID bit 0	Vendor ID Bit 0



Byte 8: Control Register 8

Bit	@Pup	Name	Description
7	0	Device_ID3	0000 = CK505 Yellow Cover Device, 56-pin TSSOP
7	0	Device_ID2	70001 = CK505 Yellow Cover Device, 64-pin TSSOP 20010 = CK505 Yellow Cover Device, 48-pin QFN (reserved)
5	0	Device_ID1	0011 = CK505 Yellow Cover Device, 56-pin QFN (reserved)
4	1	Device_ID0	0100 = CK505 Yellow Cover Device, 64-pin QFN (reserved) 0101 = CK505 Yellow Cover Device, 72-pin QFN (reserved) 0110 = CK505 Yellow Cover Device, 48-pin SSOP (reserved) 0111 = CK505 Yellow Cover Device, 56-pin SSOP (reserved) 1000 = Reserved 1001 = Reserved 1010 = Reserved 1011 = Reserved 1100 = Reserved 1101 = Reserved 1101 = Reserved 1110 = Reserved 1111 = Reserved
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	SE1_OE	SE1 Output enable 0 = Output Disabled, 1 = Output Enabled
0	0	SE2_OE	SE2 Output enable 0 = Output Disabled, 1 = Output Enabled

Byte 9: Control Register 9

Bit	@Pup	Name	Description
7	0	PCIF0_STP_CTRL	Allows control of PCIF0 with assertion of PCI_STP# 0 = Free running PCIF, 1 = Stopped with PCI_STP#
6	HW_Pin	TME_STRAP	Trusted mode enable strap status, 0 = normal, 1 = no overclocking
5	1	REF_Bit1	REF drive strength control, See Byte 18 for more setting 0 = Low, 1 = High
4	0	TEST_MODE_SEL	Mode select either REF/N or tri-state 0 = All output tri-state, 1 = All output REF/N
3	0	TEST_MODE_ENTRY	Allow entry into test mode 0=Normal operation, 1=Enter test mode
2	1	IO_VOUT2	IO_VOUT[2,1,0]
1	0	IO_VOUT1	7000 = 0.3V -001 = 0.4V
0	1	IO_VOUT0	-001 = 0.4V 010 = 0.5V 011 = 0.6V 100 = 0.7V 101 = 0.8V, Default 110 = 0.9V 111 = 1.0V

Byte 10: Control Register 10

Bit	@Pup	Name	Description
7	HW	SRC5_EN_STRAP	Read only bit for SRC5_EN_STRAP 0 = CPU/PCI_STP enabled, 1 = SRC5 pair enabled
6	1	PLL3_EN	PLL3 Enabled 0 = PLL3 disabled, 1 = PLL3 enabled
5	1	PLL2_EN	PLL2 Enabled 0 = PLL2 disabled, 1 = PLL2 enabled
4	1	SRC_DIV_EN	SRC Divider Enabled 0 = SRC Divider disabled, 1 = SRC Divider enabled



Byte 10: Control Register 10 (continued)

Bit	@Pup	Name	Description
3	1	PCI_DIV_EN	PCI Divider Enabled 0 = PCI Divider disabled, 1 = PCI Divider enabled
2	1	CPU_DIV_EN	CPU Divider Enabled 0 = CPU Divider disabled, 1 = CPU Divider enabled
1	1	CPU1_STP_CRTL	Allow control of CPU1 with assertion of CPU_STP# 0 = Free running, 1 = Stopped with CPU_STP#
0	1	CPU0_STP_CRTL	Allow control of CPU0 with assertion of CPU_STP# 0 = Free running, 1 = Stopped with CPU_STP#

Byte 11: Control Register 11

Bit	@Pup	Name	Description
7	HW	PCl3_CFG1	
6	HW	PCI3_CFG0	CFG PCI2/T PCI3/ PLL1 PLL2 PLL3
			[1:0] ME CGF0 Mode Output SSC Output SSC Output SSC
			00 x Low 0-Def CPU/SRC/PCl33 Down USB NA
			01 x Mid 1 CPU Down USB NA SRC/PCl33 Down
			10 0 High 2 CPU Center USB NA SRC/PCl33 Down
			11 1 High 3 CPU Center USB/25M NA SRC/PCl33 Down
5	0	25MHz_EN_SE1	25MHz Output Enabled applies to Powerdown / M1 (Only applies when PCI3/CGFG0 strap is set high to enter HW mode 3) 0 = 25MHz disabled in Powerdown / M1 1 = 25MHz enabled in Powerdown / M1; Sticky 1
4	1	RESERVED	RESERVED
3	0	CPU2_AMT_EN	
2	1	CPU1_AMT_EN	PCIF0/ITP_EN AMT_EN CPU2_AMT_EN CPU1_AMT_EN Description
			x 1 0 0 Reserved
			x 1 0 1 CPU1 = M1 Clock
			1 1 1 0 CPU2 - M1 Clock
			1 1 1 1 1 CPU1 and CPU2 = M1 Clock
1	1	PCI-E_GEN2	PCI-E_Gen2 Compliant (Read Only) 0 = non Gen2, 1= Gen2 Compliant
		ODLIG OTD OFT	•
0	1	CPU2_STP_CRTL	Allow control of CPU2 with assertion of CPU_STP# 0 = Free running, 1 = Stopped with CPU_STP#

Byte 12: Byte Count

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	BC5	Byte count
4	0	BC4	Byte count
3	1	BC3	Byte count
2	1	BC2	Byte count
1	0	BC1	Byte count
0	1	BC0	Byte count

......DOC #: SP-AP-0021 (Rev AA) Page 10 of 28



Byte 13: Control Register 13

Bit	@Pup	Name	Description
7	1	USB_Bit1	USB drive strength control, See Byte 18 for more setting 0 = Low, 1= High
6	1	PCI/PCIF_Bit1	PCI drive strength control, See Byte 18 for more setting 0 = Low, 1 = High
5	0	PLL1_Spread	Select percentage of spread for PLL1 0 = 0.5%, 1=0.45%
4	0	SATA_SS_EN	Enable SATA spread modulation, 0 = Spread Disabled 1 = Spread Enabled
3	1	EN_CFG0_SET	By defalult CFG0 pin strap sets the SMBus initial values to select the HW mode. When this bit is written0, subsequent SMBus accesses is the Lathes Open state, can overwrite the CFG0 pin setting into the SMBus bits and set the mode before the M0 state: specifically B0b2, B1b[6,4,3], B9b1, B11b5
2	1	SE1/SE2_Bit1	SE1 and SE2 drive strength control, See Byte 18 for more setting 0 = Low, 1 = High
1	1	RESERVED	RESERVED
0	1	SW_PCI	SW PCI_STP# Function 0 = SW PCI_STP assert, 1 = SW PCI_STP deassert When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will be stopped in a synchronous manner with no short pulses. When this bit is set to 1, all STOPPED PCI, PCIF and SRC outputs will resume in a synchronous manner with no short pulses.

Byte 14: Control Register 14

Bit	@Pup	Name	Description
7	0	CPU_DAF_N7	If Prog_CPU_EN is set, the values programmed in CPU_DAF_N[8:0] and
6	0	CPU_DAF_N6	CPU_DAF_M[6:0] will be used to determine the CPU output frequency. The setting of the FS Override bit determines the frequency ratio for CPU and
5	0	CPU_DAF_N5	other output clocks. When it is cleared, the same frequency ratio stated in
4	0	CPU_DAF_N4	the Latched FS[C:A] register will be used. When it is set, the frequency ratio stated in the FSEL[2:0] register will be used
3	0	CPU_DAF_N3	- stated in the FSEL[2.0] register will be used
2	0	CPU_DAF_N2	
1	0	CPU_DAF_N1	
0	0	CPU_DAF_N0	

Byte 15: Control Register 15

Bit	@Pup	Name	Description
7	0	CPU_DAF_N8	See Byte 14 for description
6	0	CPU_DAF_M6	If Prog_CPU_EN is set, the values programmed are in CPU_FSEL_N[8:0]
5	0	CPU_DAF_M5	and CPU_FSEL_M[6:0] will be used to determine the CPU output frequency. The setting of the FS Override bit determines the frequency
4	0	CPU_DAF_M4	ratio for CPU and other output clocks. When it is cleared, the same
3	0	CPU_DAF_M3	frequency ratio stated in the Latched FS[C:A] register will be used. When it is set, the frequency ratio stated in the FSEL[2:0] register will be used
2	0	CPU_DAF_M2	is set, the frequency ratio stated in the FSEL[2.0] register will be used
1	0	CPU_DAF_M1	
0	0	CPU_DAF_M0	

Byte 16: Control Register 16

Bit	@Pup	Name	Description
-----	------	------	-------------



Byte 16: Control Register 16

7	0		If Prog_SRC_EN is set, the values programmed in SRC_DAF_N[7:0] will
6	0	PCI-E_N6	be used to determine the SRC output frequency.
5	0	PCI-E_N5	
4	0	PCI-E_N4	
3	0	PCI-E_N3	
2	0	PCI-E_N2	
1	0	PCI-E_N1	
0	0	PCI-E_N0	

Byte 17: Control Register 17

Bit	@Pup	Name	Description
7	0	SMSW_EN	Enable Smooth Switching, 0 = Disabled, 1= Enabled
6	0	SMSW_SEL	Smooth switch select, 0 = CPU_PLL, 1 = SRC_PLL
5	0	RESERVED	RESERVED
4	0	Prog_PCI-E_EN	Programmable PCI-E frequency enable 0 = Disabled, 1= Enabled
3	0	Prog_CPU_EN	Programmable CPU frequency enable 0 = Disabled, 1= Enabled
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

Byte 18: Control Register 18

Bit	@Pup	Name	Description				
7	0	PCIF/PCI_Bit2	Drive Strength Cor	ntrol - Bit[2:0]			
6	1	PCIF/PCI_Bit0		Bit 2	Bit 1	Bit 0	Buffer
5	0	USB_Bit2		(Byte18)	(Various Bytes)	(Byte 18)	Strength
4	0	USB_Bit0		1	1	1	Strongest
3	0	SE1/SE2 Bit2		1	1	0	
2	0	SE1/SE2_Bit0		1	0	1	
1	0	REF Bit2		1	0	0	
<u>'</u>	Ů		Default PCI	0	1	1	
0	0	REF_Bit0	Default REF/Usb	0	1	0	
				0	0	1	1
				0	0	0	Weakest
					-	-	-

Table 5. Output Driver Status during PCI-STP# and CPU-STP#

		PCI_STP# Asserted	CPU_STP# Asserted	SMBus OE Disabled
Single-ended Clocks	Stoppable	Driven low	Running	Driven low
	Non stoppable	Running	Running	
Differential Clocks	Stoppable	Clock driven high	Clock driven high	Clock driven Low or 20K
		Clock# driven low	Clock# driven low	pulldown
	Non stoppable	Running	Running	

......DOC #: SP-AP-0021 (Rev AA) Page 12 of 28



Table 6. Output Driver Status

	All Single-ended Clocks		All Differential Clocks except CPU1		CPU1	
	w/o Strap	w/ Strap	Clock	Clock#	Clock	Clock#
Latches Open State	Low	Hi-z	Low or 20K pulldown	Low	Low or 20K pulldown	Low
Powerdown	Low	Hi-z	Low or 20K pulldown	Low	Low or 20K pulldown	Low
M1	Low	Hi-z	Low or 20K pulldown	Low	Running	Running

Dial-A-Frequency® (CPU and SRC)

This feature allows the user to over-clock their system by slowly stepping up the CPU or SRC frequency. When the programmable output frequency feature is enabled, the CPU and SRC frequencies are determined by the following equation:

Fcpu = G * N/M or Fcpu=G2 * N, where G2 = G / M.

- "N" and "M" are the values programmed in Programmable Frequency Select N-Value Register and M-Value Register, respectively.
- "G" stands for the PLL Gear Constant, which is determined by the programmed value of FS[E:A]. See *Table 1*, *Frequency Select Table* for the Gear Constant for each Frequency selection. The PCI Express only allows user control of the N register, the M value is fixed and documented in *Table 1*, *Frequency Select Table*.

In this mode, the user writes the desired N and M values into the DAF I2C registers. The user cannot change only the M value and must change both the M and the N values at the same time, if they require a change to the M value. The user may change only the N value.

Associated Register Bits

- CPU_DAF Enable This bit enables CPU DAF mode. By default, it is not set. When set, the operating frequency is determined by the values entered into the CPU_DAF_N register. Note that the CPU_DAF_N and M register must contain valid values before CPU_DAF is set. Default = 0, (No DAF).
- CPU_DAF_N There are nine bits (for 512 values) to linearly change the CPU frequency (limited by VCO range).
 Default = 0, (0000). The allowable values for N are detailed in Table 1, Frequency Select Table.
- CPU DAF M There are 7 bits (for 128 values) to linearly change the CPU frequency (limited by VCO range). Default = 0, the allowable values for M are detailed in Table 1, Frequency Select Table
- SRC_DAF Enable This bit enables SRC DAF mode. By default, it is not set. When set, the operating frequency is determined by the values entered into the SRC_DAF_N register. Note that the SRC_DAF_N register must contain valid values before SRC_DAF is set. Default = 0, (No DAF).
- SRC_DAF_N There are nine bits (for 512 values) to linearly change the CPU frequency (limited by VCO range).
 Default = 0, (0000). The allowable values for N are detailed in Table 1, Frequency Select Table.

Smooth Switching

The device contains one smooth switch circuit that is shared by the CPU PLL and SRC PLL. The smooth switch circuit ensures that when the output frequency changes by overclocking, the transition from the old frequency to the new frequency is a slow, smooth transition containing no glitches. The rate of change of output frequency when using the smooth switch circuit is less than 1 MHz/0.667 μ s. The frequency overshoot and undershoot is less than 2%.

The Smooth Switch circuit assigns auto or manual. In Auto mode, clock generator assigns smooth switch automatically when the PLL does overclocking. For manual mode, assign the smooth switch circuit to PLL via Smbus. By default the smooth switch circuit is set to auto mode. PLL can be over-clocked when it does not have control of the smooth switch circuit but it is not guaranteed to transition to the new frequency without large frequency glitches.

Do not enable over-clocking and change the N values of both PLLs in the same SMBUS block write and use smooth switch mechanism on spread spectrum on/off.

PD RESTORE

If a '0' is set for Byte 0 bit 0 then, upon assertion of PD# LOW, the SL28506 initiates a full reset. The result of this is that the clock chip emulates a cold power on start and goes to the "Latches Open" state. If the PD_RESTORE bit is set to a '1' then the configuration is stored upon PD# asserted LOW. Note that if the iAMT bit, Byte 0 bit 3, is set to a '1' then the PD_RESTORE bit must be ignored. In other words, in Intel iAMT mode, PD# reset is not allowed.

PD# (Power down) Clarification

The CKPWRGD/PD# pin is a dual-function pin. During initial power up, the pin functions as CKPWRGD. Once CKPWRGD has been sampled HIGH by the clock chip, the pin assumes PD# functionality. The PD# pin is an asynchronous active LOW input used to shut off all clocks cleanly before shutting off power to the device. This signal is synchronized internally to the device before powering down the clock synthesizer. PD# is also an asynchronous input for powering up the system. When PD# is asserted LOW, clocks are driven to a LOW value and held before turning off the VCOs and the crystal oscillator.

PD# (Power down) Assertion

When PD is sampled HIGH by two consecutive rising edges of CPUC, all single-ended outputs will be held LOW on their next HIGH-to-LOW transition and differential clocks must held LOW. When PD mode is desired as the initial power on state, PD must be asserted HIGH in less than 10 μs after asserting CKPWRGD.



PD# Deassertion

The power up latency is less than 1.8 ms. This is the time from the deassertion of the PD# pin or the ramping of the power supply until the time that stable clocks are generated from the clock chip. All differential outputs stopped in a three-state condition, resulting from power down are driven high in less

than 300 μs of PD# deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are enabled within a few clock cycles of each clock. *Figure 2* is an example showing the relationship of clocks coming up.




Figure 1. Power down Assertion Timing Waveform




Figure 2. Power down Deassertion Timing Waveform




Figure 3. CKPWRGD Timing Diagram



CPU STP# Assertion

The CPU_STP# signal is an active LOW input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function. When the CPU_STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable are stopped within two to six CPU clock periods after sampled by two rising edges of the internal CPUC clock. The final states of the stopped CPU signals are CPUT = HIGH and CPUC = LOW.

CPU STP# Deassertion

The deassertion of the CPU_STP# signal causes all stopped CPU outputs to resume normal operation in a synchronous manner. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPU clock cycles.




Figure 4. CPU STP# Assertion Waveform




Figure 5. CPU_STP# Deassertion Waveform

PCI_STP# Assertion

The PCI_STP# signal is an active LOW input used for synchronously stopping and starting the PCI outputs while the rest of the clock generator continues to function. The set-up time for capturing PCI_STP# going LOW is 10 ns ($t_{\rm SU}$). (See Figure 6.) The PCIF clocks are affected by this pin if their corresponding control bit in the SMBus register is set to allow them to be free running.




Figure 6. PCI STP# Assertion Waveform



PCI STP# Deassertion

The deassertion of the PCI_STP# signal causes all PCI and stoppable PCIF clocks to resume running in a synchronous manner within two PCI clock periods, after PCI_STP# transitions to a HIGH level.




Figure 7. PCI_STP# Deassertion Waveform




Figure 8. Clock Generator Power up/Run State Diagram




Figure 9. BSEL Serial Latching



Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
$V_{DD_3.3V}$	Supply Voltage	Functional	_	4.6	V
V_{DD_IO}	IO Supply Voltage	Functional		1.5	V
V _{IN}	Input Voltage	Relative to V _{SS}	-0.5	4.6	V_{DC}
T _S	Temperature, Storage	Non-functional	-65	150	°C
T _A	Commercial Temperature, Operating Ambient	Functional	0	85	°C
	Industrial Temperature, Operating Ambient		-40	+85	°C
T_J	Temperature, Junction	Functional	_	150	°C
Ø _{JC}	Dissipation, Junction to Case	JEDEC (JESD 51)	_	20	°C/W
\emptyset_{JA}	Dissipation, Junction to Ambient	JEDEC (JESD 51)	-	60	°C/ W
ESD _{HBM}	ESD Protection (Human Body Model)	JEDEC (JESD 22-A114)	2000	_	V
UL-94	Flammability Rating	UL (CLASS)	V-0		
MSL	Moisture Sensitivity Level		1		

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
VDD core	3.3V Operating Voltage	3.3 ± 5%	3.135	3.465	V
V _{IH}	3.3V Input High Voltage (SE)		2.0	$V_{DD} + 0.3$	V
V_{IL}	3.3V Input Low Voltage (SE)		$V_{SS} - 0.3$	0.8	V
V _{IHI2C}	Input High Voltage	SDATA, SCLK	2.2	_	V
V _{ILI2C}	Input Low Voltage	SDATA, SCLK	_	1.0	V
V _{IH_FS}	FS_[A,B] Input High Voltage		0.7	1.5	V
V_{IL_FS}	FS_[A,B] Input Low Voltage		$V_{SS} - 0.3$	0.35	V
V _{IHFS_C_TEST}	FS_C Input High Voltage		2	$V_{DD} + 0.3$	V
V _{IMFS_C_NORMAL}	FS_C Input Middle Voltage		0.7	1.5	V
V _{ILFS_C_NORMAL}	FS_C Input Low Voltage		$V_{SS} - 0.3$	0.35	V
PCI3/CFG0_HIGH	PCI3/CFG0 Input High Voltage	Typ. 2.75V	2.40	VDD	V
PCI3/CFG0_MID	PCI3/CFG0 Input Mid Voltage	Typ. 1.65V	1.30	2.00	V
PCI3/CFG0_LOW	PCI3/CFG0 Input Low Voltage	Typ. 0.550V	0	0.900	V
I _{IH}	Input High Leakage Current	Except internal pull-down resistors, $0 < V_{IN} < V_{DD}$	_	5	μА
I _{IL}	Input Low Leakage Current	Except internal pull-up resistors, $0 < V_{IN} < V_{DD}$	- 5	_	μА
V _{OH}	3.3V Output High Voltage (SE)	$I_{OH} = -1 \text{ mA}$	2.4	_	V
V _{OL}	3.3V Output Low Voltage (SE)	I _{OL} = 1 mA	_	0.4	V
V _{DD IO}	Low Voltage IO Supply Voltage		1	3.465	V
I _{OZ}	High-impedance Output Current		-10	10	μА
C _{IN}	Input Pin Capacitance		1.5	5	pF
C _{OUT}	Output Pin Capacitance			6	pF
L _{IN}	Pin Inductance		_	7	nН
V _{XIH}	Xin High Voltage		0.7V _{DD}	V_{DD}	V
V _{XIL}	Xin Low Voltage		0	0.3V _{DD}	V

......DOC #: SP-AP-0021 (Rev AA) Page 19 of 28





DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
IDD _{PWRDWN}	Power Down Current			1	mA
I _{DD3.3V}	Dynamic Supply Current		_	250	mA

......DOC #: SP-AP-0021 (Rev AA) Page 20 of 28



AC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
Crystal					
L _{ACC}	Long-term Accuracy		-	300	ppm
Clock Input					
T _{DC}	CLKIN Duty Cycle	Measured at VDD/2	47	53	%
T_R/T_F	CLKIN Rise and Fall Times	Measured between 0.2V _{DD} and 0.8V _{DD}	0.5	4.0	V/ns
T _{CCJ}	CLKIN Cycle to Cycle Jitter	Measured at VDD/2	-	250	ps
T _{LTJ}	CLKIN Long Term Jitter	Measured at VDD/2	_	350	ps
V _{IL}	Input Low Voltage	XIN / CLKIN pin	_	0.8	V
V_{IH}	Input High Voltage	XIN / CLKIN pin	2	VDD+0.3	V
I _{IL}	Input LowCurrent	XIN / CLKIN pin, 0 < VIN < 0.8	_	20	uA
I _{IH}	Input HighCurrent	XIN / CLKIN pin, VIN = VDD	_	35	uA
CPU at 0.7V				L	
T _{DC}	CPU Clock Duty Cycle	Measured at 0V differential at 0.1s	45	55	%
T _{PERIOD}	100 MHz CPU Clock Period	Measured at 0V differential at 0.1s	9.99900	10.00100	ns
T _{PERIOD}	133 MHz CPU Clock Period	Measured at 0V differential at 0.1s	7.49925	7.50075	ns
T _{PERIOD}	166 MHz CPU Clock Period	Measured at 0V differential at 0.1s	5.99940	6.00060	ns
T _{PERIOD}	200 MHz CPU Clock Period	Measured at 0V differential at 0.1s	4.99950	5.00050	ns
T _{PERIOD}	266 MHz CPU Clock Period	Measured at 0V differential at 0.1s	3.74963	3.75038	ns
T _{PERIOD}	333 MHz CPU Clock Period	Measured at 0V differential at 0.1s	2.99970	3.00030	ns
T _{PERIOD}	400 MHz CPU Clock Period	Measured at 0V differential at 0.1s	2.49975	2.50025	ns
T _{PERIODSS}	100 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	10.02406	10.02607	ns
T _{PERIODSS}	133 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	7.51804	7.51955	ns
T _{PERIODSS}	166 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	6.01444	6.01564	ns
T _{PERIODSS}	200 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	5.01203	5.01303	ns
T _{PERIODSS}	266 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	3.75902	3.75978	ns
T _{PERIODSS}	333 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	3.00722	3.00782	ns
T _{PERIODSS}	400 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	2.50601	2.50652	ns
T _{PERIODAbs}	100 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	9.91400	10.0860	ns
T _{PERIODAbs}	133 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	7.41425	7.58575	ns
T _{PERIODAbs}	166 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	5.91440	6.08560	ns
T _{PERIODAbs}	200 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	4.91450	5.08550	ns
T _{PERIODAbs}	266 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	3.66463	3.83538	ns
T _{PERIODAbs}	333 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	2.91470	3.08530	ns
T _{PERIODAbs}	400 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	2.41475	2.58525	ns
T _{PERIODSSAbs}	100 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	9.91406	10.1362	ns
T _{PERIODSSAbs}	133 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	7.41430	7.62340	ns
T _{PERIODSSAbs}	166 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	5.91444	6.11572	ns
T _{PERIODSSAbs}	200 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	4.91453	5.11060	ns
T _{PERIODSSAbs}	266 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	3.66465	3.85420	ns
T _{PERIODSSAbs}	333 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	2.91472	3.10036	ns



AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
T _{PERIODSSAbs}	400 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	2.41477	2.59780	ns
T _{CCJ}	CPU Cycle to Cycle Jitter	Measured at 0V differential	-	85	ps
T _{CCJ2}	CPU2_ITP Cycle to Cycle Jitter	Measured at 0V differential	-	125	ps
L _{ACC}	Long-term Accuracy	Measured at 0V differential	-	100	ppm
T _{SKEW}	CPU0 to CPU1 Clock Skew	Measured at 0V differential	-	100	ps
T _{SKEW2}	CPU2_ITP to CPU0 Clock Skew	Measured at 0V differential	-	150	ps
Γ _R / T _F	CPU Rising/Falling Slew rate	Measured differentially from ±150 mV	2.5	8	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V _{HIGH}	Voltage High			1.15	V
V_{LOW}	Voltage Low		-0.3	-	٧
V _{OX}	Crossing Point Voltage at 0.7V Swing		300	550	mV
SRC at 0.7V					
T _{DC}	SRC Duty Cycle	Measured at 0V differential	45	55	%
T _{PERIOD}	100 MHz SRC Period	Measured at 0V differential at 0.1s	9.99900	10.0010	ns
T _{PERIODSS}	100 MHz SRC Period, SSC	Measured at 0V differential at 0.1s	10.02406	10.02607	ns
T _{PERIODAbs}	100 MHz SRC Absolute Period	Measured at 0V differential at 1 clock	9.87400	10.1260	ns
T _{PERIODSSAbs}	100 MHz SRC Absolute Period, SSC	Measured at 0V differential at 1 clock	9.87406	10.1762	ns
T _{SKEW(window)}	Any SRC Clock Skew from the earliest bank to the latest bank	Measured at 0V differential	-	3.0	ns
T _{CCJ}	SRC Cycle to Cycle Jitter	Measured at 0V differential	_	125	ps
2 2		Measured at 0V differential	-	100	ppm
T _R / T _F	SRC Rising/Falling Slew Rate	Measured differentially from ±150 mV	2.5	8	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V _{HIGH}	Voltage High			1.15	٧
V_{LOW}	Voltage Low		-0.3	_	٧
V _{OX}	Crossing Point Voltage at 0.7V Swing		300	550	mV
DOT96 at 0.7V					
T _{DC}	DOT96 Duty Cycle	Measured at 0V differential	45	55	%
T _{PERIOD}	DOT96 Period	Measured at 0V differential at 0.1s	10.4156	10.4177	ns
T _{PERIODAbs}	DOT96 Absolute Period	Measured at 0V differential at 0.1s	10.1656	10.6677	ns
T _{CCJ}	DOT96 Cycle to Cycle Jitter	Measured at 0V differential at 1 clock	_	250	ps
L-ACC	DOT96 Long Term Accuracy	Measured at 0V differential at 1 clock	_	100	ppm
7,00		Measured differentially from ±150 mV	2.5	8	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V _{HIGH}	Voltage High			1.15	٧
V _{LOW}	Voltage Low		-0.3	_	٧
V _{OX}	Crossing Point Voltage at 0.7V Swing		300	550	mV
LCD_100_SSC	C at 0.7V				
T _{DC}	LCD_100 Duty Cycle	Measured at 0V differential	45	55	%
T _{PERIOD}	100 MHz LCD 100 Period	Measured at 0V differential at 0.1s	9.99900	10.0010	ns
T _{PERIODSS}	100 MHz LCD 100 Period, SSC -0.5%			10.02607	ns
T _{PERIODAS}	100 MHz LCD 100 Absolute Period	Measured at 0V differential at 1 clock	9.74900	10.25100	ns
T _{PERIODADS}	100 MHz LCD_100 Absolute Period, SSC	Measured at 0V differential at 1 clock 9.74906		10.3012	ns



AC Electrical Specifications (continued)

Parameter Description		Condition	Min.	Max.	Unit
T _{CCJ}	LCD_100 Cycle to Cycle Jitter	Measured at 0V differential	_	250	ps
L _{ACC}	LCD_100 Long Term Accuracy	Measured at 0V differential	-	100	ppm
T _R / T _F	LCD_100 Rising/Falling Slew Rate	Measured differentially from ±150 mV	2.5	8	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V _{HIGH}	Voltage High			1.15	V
V_{LOW}	Voltage Low		-0.3		V
V _{OX}	Crossing Point Voltage at 0.7V Swing		300	550	mV
PCI/PCIF at 3.	3V		ľ		
T _{DC}	PCI Duty Cycle	Measurement at 1.5V	45	55	%
T _{PERIOD}	Spread Disabled PCIF/PCI Period	Measurement at 1.5V	29.99700	30.00300	ns
T _{PERIODSS}	Spread Enabled PCIF/PCI Period	Measurement at 1.5V	30.08421	30.23459	ns
T _{PERIODAbs}	Spread Disabled PCIF/PCI Period	Measurement at 1.5V	29.49700	30.50300	ns
T _{PERIODSSAbs}	Spread Enabled PCIF/PCI Period	Measurement at 1.5V	29.56617	30.58421	ns
T _{HIGH}	Spread Enabled PCIF and PCI high time	Measurement at 2V	12.27095	16.27995	ns
T _{LOW}	Spread Enabled PCIF and PCI low time	Measurement at 0.8V	11.87095	16.07995	ns
T _{HIGH}	Spread Disabled PCIF and PCI high time	Measurement at 2.V	12.27365	16.27665	ns
T _{LOW}	Spread Disabled PCIF and PCI low time	Measurement at 0.8V	11.87365	16.07665	ns
T _R / T _F	PCIF/PCI Rising/Falling Slew Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T _{SKEW}	Any PCI clock to Any PCI clock Skew	Measurement at 1.5V	-	1000	ps
		Measurement at 1.5V	_	500	ps
L _{ACC}	PCIF/PCI Long Term Accuracy	Measurement at 1.5V	_	100	ppm
48_M at 3.3V					
T _{DC}	Duty Cycle	Measurement at 1.5V	45	55	%
T _{PERIOD}	Period	Measurement at 1.5V	20.83125	20.83542	ns
T _{PERIODAbs}	Absolute Period	Measurement at 1.5V	20.48125	21.18542	ns
T _{HIGH}	48_M High time	Measurement at 2V	8.216563	11.15198	ns
T _{LOW}	48_M Low time	Measurement at 0.8V	7.816563	10.95198	ns
T _R / T _F	Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	2.0	V/ns
T _{CCJ}	Cycle to Cycle Jitter	Measurement at 1.5V	_	350	ps
L _{ACC}	48M Long Term Accuracy	Measurement at 1.5V	_	100	ppm
27M_NSS/27M	I_SS at 3.3V				•
T _{DC}	Duty Cycle	Measurement at 1.5V	45	55	%
T _{PERIOD}	Spread Disabled 27M Period	Measurement at 1.5V	37.03594	37.03813	ns
	Spread Enabled 27M Period	Measurement at 1.5V	37.01299	37.13172	ns
T _R / T _F	Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T _{CCJ}	Cycle to Cycle Jitter	Measurement at 1.5V	-	250	ps
L _{ACC}	27_M Long Term Accuracy	Measured at crossing point V _{OX}	-	50	ppm
REF					•
T _{DC}	REF Duty Cycle	Measurement at 1.5V	45	55	%
		Measurement at 1.5V	69.82033	69.86224	ns
T _{PERIODAbs}	REF Absolute Period	Measurement at 1.5V	68.83429	70.84826	ns
T _{HIGH}	REF High time	Measurement at 2V	29.97543	38.46654	ns
T _{LOW}	REF Low time	Measurement at 0.8V	29.57543	38.26654	ns
	l .		1		1



AC Electrical Specifications (continued)

Parameter	Description	Description Condition		Max.	Unit
T _R / T _F	REF Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T _{SKEW} REF Clock to REF Clock		Measurement at 1.5V –		500	ps
T _{CCJ} REF Cycle to Cycle Jitter		Measurement at 1.5V –		1000	ps
L _{ACC}	Long Term Accuracy	Measurement at 1.5V	_	100	ppm
ENABLE/DISABLE and SET-UP					
T _{STABLE}	Clock Stabilization from Power-up		_	1.8	ms
T _{SS}	Stopclock Set-up Time		10.0	_	ns

Test and Measurement Set-up

For PCI Single-ended Signals and Reference

The following diagram shows the test load configurations for the single-ended PCI, USB, and REF output signals.




Figure 10. Single-ended PCI and USB Double Load Configuration




Figure 11. Single-ended REF Triple Load Configuration




Figure 12. Single-ended Output Signals (for AC Parameters Measurement)



For CPU, SRC, and DOT96 Signals and Reference

This diagram shows the test load configuration for the differential CPU and SRC outputs




Figure 13. 0.7V Differential Load Configuration




Figure 14. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)






Figure 15. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)

Ordering Information


Part Number	Package Type	Product Flow
Lead-free		
SL28506BZC	64-pin TSSOP	Commercial, 0° to 85°C
SL28506BZCT	64-pin TSSOP-Tape and Reel	Commercial, 0° to 85°C
SL28506BZI	64-pin TSSOP	Industrial, -40° to 85°C
SL28506BZIT	64-pin TSSOP-Tape and Reel	Industrial, -40° to 85°C


This device is Pb-free, Halogen-free and RoHS compliant. Parts supporting extended temperature is available upon request



Package Diagrams

64-Lead Thin Shrunk Small Outline Package (6 mm x 17 mm)








Document History Page

Document Title: SL28506 Clock Generator for Intel® Eaglelake Chipset
DOC #: SP-AP-0021 (Rev AA)

REV.	ECR#	Issue Date	Orig. of Change	Description of Change
1.0		7/12/07	JMA	New datasheet
1.1		10/30/07	JMA	 Changed -1% spread to -0.45% spread in Byte 13 Bit 5 Added part number ordering information Updated ordering number as general type
1.2		12/15/07	BSHEN	Changed Revision ID as 0001 Updated ordering number as SL28506BZC
1.3		8/4/08	JMA	Changed operating temperature range from 0C-85C to 0C-70C Added note on RoHS and Pb-free Removed Preliminary wording
1.4		4/1/09	JMA	1 Update Package diagram
AA	1460	4/2/10	JMA	1. Added new feature for XIN to support also CLKIN input 2. Updated revision and ordering information 3. Updated JEDEC information 4. Updated format to be ISO compliant 5. Updated commercial temperature grade back to 0C-85C 6. Merged commercial and industrial temperature 7. Added Bit 0 in Byte 3 8. Updated package ID in Byte 8 to reflect package 9. Updated Feature portion to include exclusion of SRC0 and SRC1 from PCIe Gen 2 requirements 10. Updated Byte 11 Bit 1 to be a read only bit











Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701