







SN54HCT373, SN74HCT373 SCLS009G - MARCH 1984 - REVISED JULY 2022

# **SNx4HCT373 Octal Transparent D-Type Latches With 3-State Outputs**

#### 1 Features

- Operating voltage range of 4.5 V to 5.5 V
- High-current 3-state true outputs can drive up to 15 LSTTL loads
- Low power consumption, 80-µA max I<sub>CC</sub>
- Typical  $t_{pd}$  =21 ns
- ±6-mA output drive at 5 V
- Low input current of 1 µA max
- Inputs are TTL-voltage compatible
- Eight high-current latches in a single package
- Full parallel access for loading

#### 2 Description


These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable implementing buffer registers, I/O bidirectional bus drivers, and working registers.

The eight latches of the 'HCT373 devices are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
SN74HCT373DW	SOIC (20)	12.80 mm × 7.50 mm
SN74HCT373N	PDIP (20)	25.40 mm × 6.35 mm
SN74HCT373NSR	SO (20)	15.00 mm × 5.30 mm
SN74HCT373PW	TSSOP (20)	6.50 mm × 4.40 mm
SN54HCT373J	CDIP (20)	26.92 mm × 6.92 mm
SNJ54HCT373FK	LCCC (20)	8.89 mm × 8.45 mm
SNJ54HCT373W	CFP (20)	13.72 mm × 6.92 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram** 




## **Table of Contents**

1 Features	1	7.1 Overview	8
2 Description	1	7.2 Functional Block Diagram	8
3 Revision History		7.3 Device Functional Modes	
4 Pin Configuration and Functions	3	8 Power Supply Recommendations	9
5 Specifications		9 Layout	9
5.1 Absolute Maximum Ratings	4	9.1 Layout Guidelines	9
5.2 Recommended Operating Conditions <sup>(1)</sup>	4	10 Device and Documentation Support	10
5.3 Thermal Information		10.1 Receiving Notification of Documentation Up	odates 10
5.4 Electrical Characteristics	<mark>5</mark>	10.2 Support Resources	
5.5 Timing Requirements	<mark>5</mark>	10.3 Trademarks	
5.6 Switching Characteristics		10.4 Electrostatic Discharge Caution	10
5.7 Switching Characteristics		10.5 Glossary	
5.8 Operating Characteristics	6	11 Mechanical, Packaging, and Orderable	
6 Parameter Measurement Information		Information	10
7 Detailed Description	8		
<b>3 Revision History</b> NOTE: Page numbers for previous revisions n	nay differ f	rom page numbers in the current version.	
Changes from Revision F (December 2021)	to Revisi	on G (July 2022)	Page
Removed DB package			4
Changes from Revision E (December 2021)	to Revisi	on F (December 2021)	Page
Junction-to-ambient thermal resistance val	ues increa	sed. DW was 58 is now 109.1, N was 69 is now	84.6.
NS was 60 is now 113.4, DB was 70 is now			
	,	Was 03 is 110W 131.0	4
Changes from Revision D (August 2003) to			4 Page


modern data sheet standards......1



# **4 Pin Configuration and Functions**



J, W, DB, DW, N, NS, or PW package 20-Pin CDIP, CFP, SOIC, PDIP, SO, TSSOP Top View



FK package 20-Pin LCCC Top View



## **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		,	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0 \text{ or } V_I > V_{CC}$		± 20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		± 20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		± 35	mA
	Continuous current through V <sub>CC</sub> or GND	·		± 70	mA
TJ	Junction temperature		-	150	°C
T <sub>stg</sub>	Storage temperature range		<b>–</b> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **5.2 Recommended Operating Conditions**(1)

			SN	54HCT373		SN.	74HCT373		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V	
VI	Input voltage	·	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V	
t <sub>t</sub>	Input transition rise/fall time			500			500	ns	
T <sub>A</sub>	Operating free-air temperatu	ire	-55		125	-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 5.3 Thermal Information

			SN74F	ICT373		
		DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	84.6	113.4	131.8	°C/W
R <sub>0</sub> JC (top)	Junction-to-case (top) thermal resistance	76	72.5	78.6	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	65.3	78.4	82.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	51.5	55.3	47.1	21.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	77.1	65.2	78.1	82.4	°C/W
R <sub>θJC (bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



#### 5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		J \										
PARAMETER	TEST CO	ONDITIONS	V <sub>cc</sub>	T	<sub>A</sub> = 25°C		SN54HC	T373	SN74HCT373		UNIT	
PARAMETER	1231 00	MUITIONS	V CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT	
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 mA	4.5 V	4.4	4.499		4.4		4.4		V	
V <sub>OH</sub>	VI = VIH OI VIL	I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.7		3.84		V	
V	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 mA	4.5 V		0.001	0.1		0.1		0.1	V	
VOL	$V_{OL}$ $V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33	V	
I <sub>I</sub>	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA	
I <sub>OZ</sub>	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5		±10		±5	μΑ	
I <sub>CC</sub>	$V_i = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V			8		160		80	μΑ	
ΔI <sub>CC</sub> <sup>(1)</sup>	One input at 0.9 Other inputs at		5.5 V		1.4	2.4		3		2.9	mA	
C <sub>i</sub>			4.5 V to 5.5 V		3	10		10		10	pF	

<sup>(1)</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

## 5.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

		V <sub>CC</sub>	T <sub>A</sub> = 25°	°C	SN54HCT373		SN74HC1	Г373	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
tw	Pulse duration, LE high	4.5V	20		30		25		ns
LVV	Fulse duration, LE nigh		17		27		23		115
tsu	Setup time, data before LE↓	4.5V	10		15		13		no
เธน	Setup time, data before LL\$	5.5V	9		14		12		ns
th	Hold time, data after LE⊥	4.5V	10		10		10		ns
uı	Hold time, data after LE↓		10		10		10		115

## 5.6 Switching Characteristics

over recommended operating free-air temperature range,  $C_L$  = 50 pF (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V	TA	= 25°C		SN54HCT3	373	SN74HCT	373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
D	ר	Q	4.5 V		25	35		53		44	
<b>+</b> .	U	Q	5.5 V		21	32		48		40	ne
$t_{pd}$	LE	Any Q	4.5 V		28	35		53		44	ns
LE	LC	Ally Q	5.5 V	·	25	32		48		40	
+	ŌĒ	Any Q	4.5 V		26	35		53		44	ns
t <sub>en</sub>	OL	Ally Q	5.5 V		23	32		48		40	115
<b>4</b>	ŌĒ	Any Q	4.5 V		23	35		53		44	ns
t <sub>dis</sub> OE	Ally Q	5.5 V		22	32		48		40	115	
		Any Q	4.5 V		10	12		18		15	ns
t <sub>t</sub>		Ally Q	5.5 V		9	11		16		14	115



## **5.7 Switching Characteristics**

over recommended operating free-air temperature range,  $C_L$  = 150 pF (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V <sub>cc</sub>	TA	= 25°C		SN54HCT	373	SN74HC	Г373	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	<b>V</b> CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT	
	D	Q	4.5 V		32	52		79		65		
	U	Q	5.5 V		27	47		71		59	no	
<b>l</b> pd	t <sub>pd</sub> LE	Any 0	4.5 V		38	52		79		65	ns	
	LC	Any Q	5.5 V		36	47		71		59		
4	ŌĒ	Any Q	4.5 V		33	52		79		65	ns	
Len	OE	Ally Q	5.5 V		28	47		71		59	115	
		Any O	4.5 V		18	42		63		53	no	
t <sub>r</sub>		Any Q	5.5 V		16	38		57		48	ns	


# **5.8 Operating Characteristics**

T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per latch	No load	50	pF



#### **6 Parameter Measurement Information**



- A. C<sub>I</sub> includes probe and test-fixture capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r$  = 6 ns,  $t_f$  = 6 ns.
- The outputs are measured one at a time with one input transition per measurement.

PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

- t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>. E.
- t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 6-1. Load Circuit and Voltage Waveforms

### 7 Detailed Description

#### 7.1 Overview


These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'HCT373 devices are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

An output-enable ( $\overline{\text{OE}}$ ) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

#### 7.2 Functional Block Diagram



To Seven Other Channels

#### 7.3 Device Functional Modes

Table 7-1. Function Table (Each Latch)

	OUTPUT		
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	$Q_0$
Н	Х	Х	Z



# 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 11-May-2023

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86867012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86867012A SNJ54HCT 373FK	Samples
5962-8686701RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8686701RA SNJ54HCT373J	Samples
5962-8686701VSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8686701VS A SNV54HCT373W	Samples
JM38510/65453BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65453BRA	Samples
JM38510/65453BSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65453BSA	Samples
M38510/65453BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65453BRA	Samples
M38510/65453BSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65453BSA	Samples
SN54HCT373J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HCT373J	Samples
SN74HCT373DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT373	Samples
SN74HCT373N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT373N	Samples
SN74HCT373NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT373N	Samples
SN74HCT373NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT373	Samples
SN74HCT373PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT373	Samples
SNJ54HCT373FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86867012A SNJ54HCT 373FK	Samples
SNJ54HCT373J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8686701RA SNJ54HCT373J	Samples

## PACKAGE OPTION ADDENDUM

www.ti.com 11-May-2023

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54HCT373W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54HCT373W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HCT373, SN54HCT373-SP, SN74HCT373:



## PACKAGE OPTION ADDENDUM

www.ti.com 11-May-2023

● Catalog : SN74HCT373, SN54HCT373

• Military : SN54HCT373

• Space : SN54HCT373-SP


#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 21-Jun-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT373DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HCT373DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HCT373NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HCT373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 21-Jun-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT373DWR	SOIC	DW	20	2000	356.0	356.0	41.0
SN74HCT373DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HCT373NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HCT373PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HCT373PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Jun-2023

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-86867012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8686701VSA	W	CFP	20	1	506.98	26.16	6220	NA
JM38510/65453BSA	W	CFP	20	1	506.98	26.16	6220	NA
M38510/65453BSA	W	CFP	20	1	506.98	26.16	6220	NA
SN74HCT373N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HCT373NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HCT373FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54HCT373W	W	CFP	20	1	506.98	26.16	6220	NA

## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated