

Single/Dual/Quad Comparators With Known Power-Up State

Data Sheet

ADCMP391/ADCMP392/ADCMP393

FEATURES

Single-supply voltage operation: 2.3 V to 5.5 V
Rail-to-rail common-mode input voltage range
Low input offset voltage across V_{CMR}: 1 mV typical
Guarantees comparator output logic low from V_{CC} = 0.9 V to
undervoltage lockout (UVLO)

Operating temperature range: -40°C to +125°C

Package types:

8-lead, narrow body SOIC (ADCMP391/ADCMP392) 14-lead, narrow body SOIC (ADCMP393)

14-lead TSSOP (ADCMP393)

APPLICATIONS

Battery management/monitoring Power supply detection Window comparators Threshold detectors/discriminators Microprocessor systems

GENERAL DESCRIPTION

The ADCMP391/ADCMP392/ADCMP393 are single/dual/quad rail-to-rail input, low power comparators ideal for use in general-purpose applications. These comparators operate from a single supply voltage of 2.3 V to 5.5 V and draw a minimal amount of current. The single ADCMP391 consumes only 18.6 μA of supply current. The dual ADCMP392 and the quad ADCMP393 consumes 22.1 μA and 26.8 μA of supply current, respectively. The low voltage and low current operation of these devices makes it ideal for battery-powered systems.

The comparators features a common-mode input voltage range of 200 mV beyond rails, an offset voltage of 1 mV typical across the full common-mode range, and a UVLO monitor. In addition, the design of the comparators allows a defined output state upon power-up, a logic low output while the supply voltage is less than the UVLO threshold.

The ADCMP391 and ADCMP392 are available in 8-lead, narrow body SOIC package while the ADCMP393 is available in a 14-lead, narrow body SOIC package and a 14-lead TSSOP package. The comparators are specified to operate over the -40°C to +125°C extended temperature range.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1.





Figure 2.



Rev. D

TABLE OF CONTENTS	
Features	Open-Drain Output10
Applications1	Power-Up Behavior10
General Description	Crossover Bias Point
Functional Block Diagrams1	Comparator Hysteresis10
Revision History	Typical Applications1
Specifications	Adding Hysteresis1
Absolute Maximum Ratings4	Window Comparator for Positive Voltage Monitoring 1
Thermal Resistance4	Window Comparator for Negative Voltage Monitoring 12
ESD Caution4	Programmable Sequencing Control Circuit
Pin Configurations and Function Descriptions5	Mirrored Voltage Sequencer Example14
Typical Performance Characteristics	Threshold and Timeout Programmable Voltage Supervisor 15
Theory of Operation	Outline Dimensions
Basic Comparator10	Ordering Guide17
Rail-to-Rail Input (RRI)10	
REVISION HISTORY	
4/16—Rev. C to Rev. D	Changes to Programming Sequencing Control Circuit Section;
Changes to Adding Hysteresis Section	Added Figure 25; Changes to Figure 26
Changes to Figure 34	Changes to Figure 27 and Figure 28
	Changes to Figure 29
3/15—Rev. B to Rev. C	Changes to Mirrored Voltage Sequencer Example Section 13
Added ADCMP391/ADCMP392 (Throughout) 1	Changes to Figure 30, and Figure 3114
Changes to Equation 412	Added Figure 32, Outline Dimensions
Changes to Equation 13 and 1513	Changes to Ordering Guide
Changes to Ordering Guide	
	6/14—Rev. 0 to Rev. A
10/14—Rev. A to Rev. B	Changes to Product Title
Added TSSOP Package (Throughout)1	Changes to Mirrored Voltage Sequencer Example Section 14
Changes to Data Sheet Title1	Changes to Threshold and Timeout Programmable Voltage
Added Figure 3; Renumbered Sequentially 5	Supervisor Section14
Changes to Open-Drain Output Section	
	5/14—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{CC}} = 2.3 \text{ V to } 5.5 \text{ V}, T_{\text{A}} = -40 ^{\circ}\text{C to } + 125 ^{\circ}\text{C}, V_{\text{CMR}} = -200 \text{ mV to } V_{\text{CC}} + 200 \text{ mV}, unless otherwise noted.}$ Typical values are at $T_{\text{A}} = 25 ^{\circ}\text{C}$.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments ¹
POWER SUPPLY						
Supply Voltage	Vcc	2.3		5.5	V	
		0.9		UVLO _{RISE}	V	Guarantees comparator output low
V _{CC} Quiescent Current	lcc					
ADCMP391			18.6	24.7	μΑ	All outputs in high-Z state, $V_{OD} = 0.1 \text{ V}$
			18.5	23.8	μΑ	All outputs low, $V_{OD} = 0.1 \text{ V}$
ADCMP392			22.1	29.3	μΑ	All outputs in high-Z state, $V_{OD} = 0.1 \text{ V}$
			20.7	26.5	μΑ	All outputs low, $V_{OD} = 0.1 \text{ V}$
ADCMP393			26.8	36.8	μΑ	All outputs in high-Z state, $V_{OD} = 0.1 \text{ V}$
			26.6	34.3	μΑ	All outputs low, $V_{OD} = 0.1 \text{ V}$
UNDERVOLTAGE LOCKOUT						
V _{CC} Rising	UVLO _{RISE}	2.062	2.162	2.262	V	
Hysteresis	UVLO _{HYS}	5	25	50	mV	
COMPARATOR INPUT						
Common-Mode Input Range	V_{CMR}	-200		$V_{CC} + 200$	mV	
Input Offset Voltage	Vos		0.5	2.5	mV	INx+=INx-=1 V
			0.5	2.5	mV	$INx+ = INx- = 1 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
			1	5	mV	
			1	5	mV	$T_A = -40$ °C to $+85$ °C
Input Offset Current	los			10	nA	$V_{CMR} = -50 \text{ mV to } V_{CC} + 50 \text{ mV}$
Input Bias Current	I _{BIAS}			±30	nA	INx+=INx-=1 V
				±80	nA	$V_{CMR} = -50 \text{ mV to } V_{CC} + 50 \text{ mV}$
				±10	nA	$V_{CMR} = -50 \text{ mV to } V_{CC} + 50 \text{ mV}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$
Input Hysteresis	V _{HYS}		3	4	mV	$V_{CM} = 1 \text{ V}$
			6	8	mV	
COMPARATOR OUTPUT						
Output Low Voltage	Vol		0.1	0.3	V	$V_{CC} = 2.3 \text{ V, } I_{SINK} = 2.5 \text{ mA}$
			0.01	0.15	V	$V_{CC} = 0.9 \text{ V, } I_{SINK} = 100 \mu\text{A}$
Output Leakage Current	I _{LEAK}			150	nA	V _{OUT} = 0 V to 5.5 V
COMPARATOR CHARACTERISTICS	DCDD		00		In.	
Power Supply Rejection Ratio	PSRR	60	80		dB	
Common-Mode Rejection Ratio	CMRR	50	74		dB	
Voltage Gain Rise Time ²	Av		132		dB	V 100/ to 000/ of V
Fall Time ²	t _R		1.1		μs	V _{OUT} = 10% to 90% of V _{CC} V _{OUT} = 90% to 10% of V _{CC}
	t⊧		0.15		μs	VOUT = 90% to 10% of Vcc
Propagation Delay			4.7			V 1VV 22VV 10 ····V
Input Rising ²	t _{PROP_R}		4.7 4.9		μs	$V_{CM} = 1 \text{ V, } V_{CC} = 2.3 \text{ V, } V_{OD} = 10 \text{ mV}$
			4.9	2.8	μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 10 \text{ mV}$
				3.2	μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 100 \text{ mV}$ $V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 100 \text{ mV}$
ADCMP392 Channel B			4.9	3.2	μs μs	$V_{CM} = 1 \text{ V, } V_{CC} = 5 \text{ V, } V_{OD} = 100 \text{ mV}$ $V_{CM} = 1 \text{ V, } V_{CC} = 2.3 \text{ V, } V_{OD} = 10 \text{ mV}$
ADCIVII 372 CHAIIIICI D			9.7		μs	$V_{CM} = 1 \text{ V, } V_{CC} = 2.3 \text{ V, } V_{OD} = 10 \text{ mV}$
Input Falling ²	t _{PROP F}		9.7 4.5		μς	$V_{CM} = 1 \text{ V}, V_{CC} = 3 \text{ V}, V_{OD} = 10 \text{ mV}$
input railing	*PROP_F		4.5 9.5		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 10 \text{ Hz}$ $V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 10 \text{ mV}$
			د.و	2	μs μs	$V_{CM} = 1 \text{ V, } V_{CC} = 3 \text{ V, } V_{OD} = 10 \text{ Hz}$ $V_{CM} = 1 \text{ V, } V_{CC} = 2.3 \text{ V, } V_{OD} = 100 \text{ mV}$
				4.2	μs	$V_{CM} = 1 \text{ V, } V_{CC} = 2.3 \text{ V, } V_{OD} = 100 \text{ mV}$
ADCMP392 Channel B			4.7	7.4	1	$V_{CM} = 1 \text{ V, } V_{CC} = 3 \text{ V, } V_{OD} = 100 \text{ mV}$ $V_{CM} = 1 \text{ V, } V_{CC} = 2.3 \text{ V, } V_{OD} = 10 \text{ mV}$
ADCIVIT 372 CHAIHIELD			4. <i>7</i> 5		μs μs	$V_{CM} = 1 \text{ V, } V_{CC} = 2.3 \text{ V, } V_{OD} = 10 \text{ Hz}$ $V_{CM} = 1 \text{ V, } V_{CC} = 5 \text{ V, } V_{OD} = 10 \text{ mV}$

 $^{^1}$ V_{OD} = overdrive voltage. 2 R_{PULLUP} = 10 k Ω , and C_L = 50 pF.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VCC Pin	−0.3 V to +6 V
All INx+ and INx- Pins	−0.3 V to +6 V
All OUTx Pins	−0.3 V to +6 V
OUTx Pins Sink Current (ISINK)	10 mA
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	−40°C to +125°C
Lead Temperature (10 sec)	300°C
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 3. Thermal Resistance

Package Type	Αιθ	Unit
8-Lead Narrow-Body SOIC	121	°C/W
14-Lead Narrow-Body SOIC	80	°C/W
14-Lead TSSOP	125	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADCMP391 Pin Configuration

Table 4. ADCMP391 Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 5, 8	NIC	Not Internally Connected
2	IN-	Comparator Inverting Input
3	IN+	Comparator Noninverting Input
4	GND	Device Ground
6	OUT	Comparator Output, Open-Drain
7	VCC	Device Supply Input




Figure 5. ADCMP392 Pin Configuration

Table 5. ADCMP392 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUTA	Comparator A Output, Open-Drain
2	INA-	Comparator A Inverting Input
3	INA+	Comparator A Noninverting Input
4	GND	Device Ground
5	INB+	Comparator B Noninverting Input
6	INB-	Comparator B Inverting Input
7	OUTB	Comparator B Output, Open-Drain
8	VCC	Device Supply Input



Figure 6. ADCMP393 SOIC Pin Configuration

Figure 7. ADCMP393 TSSOP Pin Configuration

Table 6. ADCMP393 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUTB	Comparator B Output, Open Drain
2	OUTA	Comparator A Output, Open Drain
3	VCC	Device Supply Input
4	INA-	Comparator A Inverting Input
5	INA+	Comparator A Noninverting Input
6	INB-	Comparator B Inverting Input
7	INB+	Comparator B Noninverting Input
8	INC-	Comparator C Inverting Input
9	INC+	Comparator C Noninverting Input
10	IND-	Comparator D Inverting Input
11	IND+	Comparator D Noninverting Input
12	GND	Device Ground
13	OUTD	Comparator D Output, Open Drain
14	OUTC	Comparator C Output, Open Drain

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Input Offset Voltage (V_{CS}) vs. Common-Mode Voltage (V_{CM}), $V_{CC} = 3.3 \text{ V}$




Figure 9. Input Offset Voltage (V_{OS}) vs. Temperature for Various Supply Voltages (V_{CC}), $V_{CM} = 1 \text{ V}$




Figure 10. Supply Current vs. Supply Voltage (Vcc) at Output Low Voltage for Various Temperatures




Figure 11. Input Offset Voltage (V_{CS}) vs. Supply Voltage (V_{CC}), $V_{CM} = 1 V$ for Various Temperatures




Figure 12. Output Voltage (V_{OUT}) vs. Supply Voltage (V_{CC}), $R_{PULLUP} = 10 kΩ$




Figure 13. Supply Current vs. Supply Voltage (Vcc) at Output High Voltage for Various Temperatures




Figure 14. Supply Current vs. Temperature at Output High Voltage for Various Supply Voltages (Vcc)




Figure 15. Input Hysteresis vs. Temperature for Various Supply Voltages (V_{CC}), $V_{CM} = 1 \text{ V}$




Figure 16. Propagation Delay vs. Temperature, Low to High, $V_{\text{OD}} = 10 \text{ mV}$




Figure 17. Supply Current vs. Temperature at Output Low Voltage for Various Supply Voltages (Vcc)




Figure 18. Input Hysteresis vs. Supply Voltage (V_{CC}) for Various Temperatures, $V_{CM} = 1 \text{ V}$




Figure 19. Propagation Delay vs. Temperature, High to Low, $V_{OD} = 10 \text{ mV}$




Figure 20. Propagation Delay vs. Input Overdrive Voltage, Low to High




Figure 21. Propagation Delay vs. Input Overdrive Voltage, Low to High, ADCMP392 Channel B




Figure 22. Output Voltage Rise Time (t_R) vs. Pull-Up Resistance (R_{PULLUP})




Figure 23. Propagation Delay vs. Input Overdrive Voltage, High to Low




Figure 24. Propagation Delay vs. Input Overdrive Voltage, High to Low, ADCMP392 Channel B




Figure 25. Output Voltage Fall Time (t_F) vs. Pull-Up Resistance (R_{PULLUP})

THEORY OF OPERATION BASIC COMPARATOR

In its most basic configuration, a comparator can be used to convert an analog input signal to a digital output signal (see Figure 26). The analog signal on INx+ is compared to the voltage on INx-, and the voltage at OUTx is either high or low, depending on whether INx+ is at a higher or lower potential than INx-, respectively.




Figure 26. Basic Comparator and Input and Output Signals

RAIL-TO-RAIL INPUT (RRI)

Using a CMOS nonRRI stage (that is, a single differential pair) limits the input voltage to approximately one gate-to-source voltage ($V_{\rm GS}$) away from one of the supply lines. Because $V_{\rm GS}$ for normal operation is commonly more than 1 V, a single differential pair input stage comparator greatly restricts the allowable input voltage. This restriction can be quite limiting with low voltage supplies. To resolve this issue, RRI stages allow the input signal range to extend up to the supply voltage range. In the case of the ADCMP391/ADCMP392/ADCMP393, the inputs continue to operate 200 mV beyond the supply rails.

OPEN-DRAIN OUTPUT

The ADCMP391/ADCMP392/ADCMP393 have an open-drain output stage that requires an external resistor to pull up to the logic high voltage level when the output transistor is switched off. The pull-up resistor must be large enough to avoid excessive power dissipation, but small enough to switch logic levels reasonably quickly when the comparator output is connected to other digital circuitry. The rise time of the open-drain output depends on the pull-up resistor (R_{PULLUP}) and load capacitor (C_{L}) used.

The rise time can be calculated by

$$t_R = 2.2 R_{PULLUP} C_L \tag{1}$$

POWER-UP BEHAVIOR

On power-up, when V_{CC} reaches 0.9 V, the ADCMP391/ADCMP392 is guaranteed to assert an output low logic. When the voltage on the V_{CC} pin exceeds UVLO, the comparator inputs take control.

CROSSOVER BIAS POINT

Rail-to-rail inputs of this type of architecture, in both op amps and comparators, have a dual front-end design. PMOS devices are inactive near the $V_{\rm CC}$ rail, and NMOS devices are inactive near GND. At some predetermined point in the common-mode range, a crossover occurs. At this point, normally 0.8 V and $V_{\rm CC}$ – 0.8 V, the measured offset voltages change.

COMPARATOR HYSTERESIS

In noisy environments, or when the differential input amplitudes are relatively small or slow moving, adding hysteresis (V_{HYS}) to the comparator is often desirable. The transfer function for a comparator with hysteresis is shown in Figure 27. As the input voltage approaches the threshold (0 V in Figure 27) from below the threshold region in a positive direction, the comparator switches from low to high when the input crosses $+V_{HYS}/2$. The new switch threshold becomes $-V_{HYS}/2$. The comparator remains in the high state until the $-V_{HYS}/2$ threshold is crossed from below the threshold region in a negative direction. In this manner, noise or feedback output signals centered on the 0 V input cannot cause the comparator to switch states unless it exceeds the region bounded by $\pm V_{HYS}/2$.




Figure 27. Comparator Hysteresis Transfer Function

TYPICAL APPLICATIONS ADDING HYSTERESIS

To add hysteresis, see Figure 28; two resistors are used to create different switching thresholds, depending on whether the input signal is increasing or decreasing in magnitude. When the input voltage increases, the threshold is above V_{REF} , and when the input voltage decreases, the threshold is below V_{REF} .




Figure 28. Noninverting Comparator Configuration with Hysteresis

The upper input threshold level is given by

$$V_{IN_HI} = \frac{V_{REF}(R1 + R2)}{R2}$$
 (2)

Assuming $R_{LOAD} >> R2$, R_{PULLUP} .

The lower input threshold level is given by

$$V_{IN_LO} = \frac{V_{REF} (R1 + R2 + R_{PULLUP}) - V_{CC} R1}{R2 + R_{PULLUP}}$$
(3)

The hysteresis is the difference between these voltages levels.

$$V_{HYS} = \frac{V_{REF}R1R_{PULL-UP} + V_{CC}R1R2}{R2(R2 + R_{PULL-UP})}$$
(4)

WINDOW COMPARATOR FOR POSITIVE VOLTAGE MONITORING

When monitoring a positive supply, the desired nominal operating voltage for monitoring is denoted by V_M , I_M is the nominal current through the resistor divider, V_{OV} is the overvoltage trip point, and V_{UV} is the undervoltage trip point.




Figure 29. Positive Undervoltage/Overvoltage Monitoring Configuration

Figure 29 illustrates the positive voltage monitoring input connection. Three external resistors, R_X , R_Y , and R_Z , divide the positive voltage for monitoring, V_M , into the high-side voltage, V_{PH} , and the low-side voltage, V_{PL} . The high-side voltage is connected to the INA+ pin and the low-side voltage is connected to the INB- pin.

To trigger an overvoltage condition, the low-side voltage (in this case, V_{PL}) must exceed the V_{REF} threshold on the INB+ pin. Calculate the low-side voltage, V_{PL} , by the following:

$$V_{PL} = V_{REF} = V_{OV} \left(\frac{R_Z}{R_X + R_Y + R_Z} \right) \tag{5}$$

In addition,

$$R_X + R_Y + R_Z = V_M / I_M \tag{6}$$

Therefore, R_Z , which sets the desired trip point for the overvoltage monitor, is calculated as

$$R_Z = \frac{\left(V_{REF}\right)\left(V_M\right)}{\left(V_{OV}\right)\left(I_M\right)} \tag{7}$$

To trigger the undervoltage condition, the high-side voltage, V_{PH} , must be less than the V_{REF} threshold on the INA- pin. The high-side voltage, V_{PH} , is calculated by

$$V_{PH} = V_{REF} = V_{UV} \left(\frac{R_Y + R_Z}{R_X + R_Y + R_Z} \right)$$
 (8)

Because Rz is already known, Ry can be expressed as

$$R_{Y} = \frac{\left(V_{REF}\right)\left(V_{M}\right)}{\left(V_{UV}\right)\left(I_{M}\right)} - R_{Z} \tag{9}$$

When R_Y and R_Z are known, R_X can be calculated by

$$R_X = (V_M/I_M) - R_Y - R_Z (10)$$

If V_M , I_M , V_{OV} , or V_{UV} changes, each step must be recalculated.

WINDOW COMPARATOR FOR NEGATIVE VOLTAGE MONITORING

Figure 30 shows the circuit configuration for negative supply voltage monitoring. To monitor a negative voltage, a reference voltage is required to connect to the end node of the voltage divider circuit, in this case, V_{REF} .




Figure 30. Negative Undervoltage/Overvoltage Monitoring Configuration

Equation 7, Equation 9, and Equation 10 need some minor modifications for use with negative voltage monitoring. The reference voltage, V_{REF} , is added to the overall voltage drop; therefore, it must be subtracted from V_{M} , V_{UV} , and V_{OV} before using each of them in Equation 7, Equation 9, and Equation 10.

To monitor a negative voltage level, the resistor divider circuit divides the voltage differential level between V_{REF} and the negative supply voltage into the high-side voltage, V_{NH} , and the low-side voltage, V_{NL} . The high-side voltage, V_{NH} , is connected to INC+, and the low-side voltage, V_{NL} , is connected to IND-.

To trigger an overvoltage condition, the monitored voltage must exceed the nominal voltage in terms of magnitude, and the high-side voltage (in this case, V_{NH}) on the INC+ pin must be more negative than ground. Calculate the high-side voltage, V_{NH} , by the following:

$$V_{NH} = GND = \left[\left(V_{REF} - V_{OV} \right) \left(\frac{R_X + R_Y}{R_X + R_Y + R_Z} \right) \right] + V_{OV}$$
 (11)

In addition,

$$R_X + R_Y + R_Z = \frac{\left(V_M - V_{REF}\right)}{I_M} \tag{12}$$

Therefore, R_Z, which sets the desired trip point for the overvoltage monitor, is calculated by

$$R_{Z} = \frac{V_{REF} (V_{M} - V_{REF})}{I_{M} (V_{REF} - V_{OV})}$$
(13)

To trigger an undervoltage condition, the monitored voltage must be less than the nominal voltage in terms of magnitude, and the low-side voltage (in this case, $V_{\rm NL}$) on the IND– pin must be more positive than ground. Calculate the low-side voltage, $V_{\rm NL}$, by the following:

$$V_{NL} = GND = \left[\left(V_{REF} - V_{UV} \left(\frac{R_X}{R_X + R_Y + R_Z} \right) \right) + V_{UV} \right]$$
 (14)

Because Rz is already known, Ry can be expressed as follows:

$$R_{Y} = \frac{V_{REF} (V_{M} - V_{REF})}{I_{M} (V_{REF} - V_{UV})} - R_{Z}$$
 (15)

When R_Y and R_Z are known, R_X is then calculated by

$$R_{X} = \frac{(V_{M} - V_{REF})}{I_{M}} - R_{Y} - R_{Z} \tag{16}$$

PROGRAMMABLE SEQUENCING CONTROL CIRCUIT

The circuit shown in Figure 31 is used to control the power supply sequencing. The delay is set by the combination of the pull-up resistor (R_{PULLUP}), the load capacitor (C_L), and the resistor divider network.




Figure 31. Programmable Sequencing Control Circuit

Figure 32 shows a simplified block diagram for the programmable sequencing control circuit. The application delays the enable signal, EN, of the external regulators (LDO x) in a linear order when the open-drain signal (SEQ) changes from low to high impedance.

The ADCMP391/ADCMP392/ADCMP393 have a defined output state during startup, which prevents any regulator from turning on if $V_{\rm CC}$ is still below the UVLO threshold.




Figure 32. Simplified Block Diagram of a Programmable Sequencing Control Circuit




Figure 33. Programmable Sequencing Control Circuit Timing Diagram

When the SEQ signal changes from low to high impedance, the load capacitor, C_L , starts to charge. The time it takes to charge the load capacitor to the pull-up voltage (in this case, V_{REF} or V_{CC}) is the maximum delay programmable in the circuit. It is recommended to have the threshold within 10% to 90% of the pull-up voltage. Calculate the maximum allowable delay by

$$t_{MAX} = t_R = 2.2 R_{PULLUP} C_L \tag{17}$$

The delay of each output is changed by changing the threshold voltage, V1 to V4, when the comparator changes its output state.

To calculate the voltage thresholds for the comparator, use the following formulas:

$$V1 = V_{REF} \left(1 - e^{\frac{-t_1}{R_{PULLUP}C_L}} \right)$$
 (18)

$$V2 = V_{REF} \left(1 - e^{\frac{-t_2}{R_{PULLUP}C_L}} \right)$$
 (19)

$$V3 = V_{REF} \left(1 - e^{\frac{-t_3}{R_{PULLUP}C_L}} \right)$$
 (20)

$$V4 = V_{REF} \left(1 - e^{\frac{-t_4}{R_{PULLUP}C_L}} \right)$$
 (21)

The threshold voltages can come from a voltage reference or a voltage divider circuit, as shown in Figure 31.

First, determine the allowable current, $I_{\rm DIV}$, flowing through the resistor divider. After the value for $I_{\rm DIV}$ is determined, calculate R1, R2, R3, R4, and R5 using the following formulas:

$$R_{DIV} = \frac{V_{REF}}{I_{DIV}} = R1 + R2 + R3 + R4 + R5 \tag{22}$$

$$RI = \frac{V1R_{DIV}}{V_{DEE}} \tag{23}$$

$$R2 = \frac{V2R_{DIV}}{V_{DIV}} - R1 \tag{24}$$

$$R3 = \frac{V3R_{DIV}}{V_{REF}} - R1 - R2 \tag{25}$$

$$R4 = \frac{V4R_{DIV}}{V_{REF}} - R1 - R2 - R3 \tag{26}$$

$$R5 = R_{DIV} - R1 - R2 - R3 - R4 \tag{27}$$

To create a mirrored voltage sequence, add a resistor, R_{MIRROR} , between the pull-up resistor (R_{PULLUP}) and the load capacitor (C_L) as shown in Figure 34.




Figure 34. Circuit Configuration for a Mirrored Voltage Sequencer

Figure 34 shows the circuit configuration for a mirrored voltage sequencer. When SEQ changes from low to high impedance, the response is similar to Figure 33. When SEQ changes from high impedance to low, the load capacitor (C_L) starts to discharge at a rate set by R_{MIRROR} . The delay of each comparator is dependent on the threshold voltage previously set for t_1 to t_4 . The result is a mirrored power-down sequence.




Figure 35. Mirrored Voltage Sequencer Timing Diagram

The timing diagram for the mirrored voltage sequencer is shown in Figure 35.

Equation 18 through Equation 21 must account for the additional resistance, R_{MIRROR} , in the calculations of the voltage thresholds. To calculate these new thresholds, see Equation 28 through Equation 31.

$$V1 = V_{REF} \left(1 - e^{\frac{-t_I}{\left(R_{PULLUP} + R_{MIRROR}\right)C_L}} \right)$$
 (28)

$$V2 = V_{REF} \left(1 - e^{\frac{-t_2}{\left(R_{PULLUP} + R_{MIRROR}\right)C_L}} \right)$$
 (29)

$$V3 = V_{REF} \left(1 - e^{\frac{-t_3}{\left(R_{PULLUP} + R_{MIRROR}\right)C_L}} \right)$$
 (30)

$$V4 = V_{REF} \left(1 - e^{\frac{-t_4}{\left(R_{PULLUP} + R_{MIRROR}\right)C_L}} \right)$$
 (31)

R_{MIRROR} provides the mirrored delay by prolonging the discharge time of the capacitor. The mirrored voltage sequencer uses the same threshold in Equation 28 to Equation 31 in a decreasing order. To calculate the exact value of the mirrored delay time, see Equation 32 through Equation 35.

$$t_{5} = -R_{MIRROR}C_{L}\ln\left(\frac{V4}{V_{pge}}\right) \tag{32}$$

$$t_6 = -R_{MIRROR}C_L \ln \left(\frac{V3}{V_{REF}}\right) \tag{33}$$

$$t_7 = -R_{MIRROR}C_L \ln \left(\frac{V2}{V_{REF}} \right)$$
 (34)

$$t_{8} = -R_{MIRROR}C_{L}\ln\left(\frac{V1}{V_{REF}}\right) \tag{35}$$

MIRRORED VOLTAGE SEQUENCER EXAMPLE

To illustrate how the mirrored voltage sequencer works, see Figure 32 and then consider a system that uses a $V_{\rm REF}$ of 1 V and requires a delay of 50 ms when SEQ changes from low to high impedance, and between each regulator when turning on. These considerations require a rise time of at least 200 ms for the pull-up resistor ($R_{\rm PULLUP}$) and the load capacitor ($C_{\rm L}$). The sum of the resistance of $R_{\rm MIRROR}$ and $R_{\rm PULLUP}$ must be large enough to charge the capacitor longer than the minimum required delay. For a symmetrical mirrored power-down sequence, the value of $R_{\rm MIRROR}$ must be much larger than $R_{\rm PULLUP}$. A 10 k Ω $R_{\rm PULLUP}$ value limits the pull-down current to 100 μ A while giving a reasonable value for $R_{\rm MIRROR}$. A typical 1 μ F capacitor together with a 150 k Ω $R_{\rm MIRROR}$ value gives a value of

$$t_{MAX} = 2.2((160 \times 10^3) \times (1 \times 10^{-6})) = 351 \text{ ms}$$
 (36)

The threshold voltage required by each comparator is set by Equation 28 to Equation 31. For example,

$$V1 = V_{REF} \left(1 - e^{\frac{-50 \times 10^{-3}}{160 \times 10^{3} \times 1 \times 10^{-6}}} \right)$$

where V1 = 268.38 mV.

Therefore, V2 = 464.74 mV, V3 = 608.39 mV, and V4 = 713.5 mV.

Next, consider 10 μA as the maximum current ($I_{\rm DIV}$) flowing through the resistor divider network. This current gives the total resistance of the divider network ($R_{\rm DIV}$) and the individual resistor values using Equation 22 to Equation 27, resulting in the following:

- $R_{DIV} = 100 \text{ k}\Omega$
- $R1 = 26.84 \text{ k}\Omega \approx 26.7 \text{ k}\Omega$
- $R2 = 19.64 \text{ k}\Omega \approx 19.6 \text{ k}\Omega$
- $R3 = 14.37 \text{ k}\Omega \approx 14.3 \text{ k}\Omega$
- $R4 = 10.51 \text{ k}\Omega \approx 10.5 \text{ k}\Omega$
- $R5 = 28.65 \text{ k}\Omega \approx 28.7 \text{ k}\Omega$

Resistor values from the calculation are nonindustry standard, using industry standard resistor values resulted in a new $R_{\rm DIV}$ value of 99.8 k Ω . Due to the discrepancy of the calculated resistor value to the industry standard value, the threshold of each comparator also changed. Calculate the new threshold values by using a simple voltage divider formula:

$$V1 = V_{REF}R1/R_{DIV} \tag{37}$$

where V1 =
$$\frac{1 \text{ V}(26.7 \text{ k}\Omega)}{99.8 \text{ k}\Omega}$$
 = 267.54 mV.

Therefore, V2 = 463.93 mV, V3 = 607.21 mV, and V4 = 712.42 mV.

Because the threshold of each comparator has changed, the time when each comparator changes its output has also changed. Calculate the new delay values for each comparator by using the following equation:

$$t_{I} = -C_{L} \left(R_{PULLUP} + R_{MIRROR} \right) \ln \left(1 - \frac{VI}{V_{REF}} \right)$$
(38)

where
$$t_I = -1 \ \mu F(10 \ k\Omega + 150 \ k\Omega) ln \left(1 - \frac{267.54 \ mV}{1}\right) = 49.81 \ ms.$$

Therefore, $t_2 = 99.78$ ms, $t_3 = 149.52$ ms, and $t_4 = 199.4$ ms.

To calculate t₅ through t₈, use Equation 32 to Equation 35:

$$t_{5} = -R_{MIRROR} C_{L} ln \left(\frac{V4}{V_{REF}} \right)$$

where
$$t_5 = -150~k\Omega \times 1~\mu F \times ln \Biggl(\frac{712.42~mV}{1}\Biggr) = 50.86~ms.$$

Therefore, $t_6 = 74.83$ ms, $t_7 = 115.2$ ms, and $t_8 = 197.78$ ms.

THRESHOLD AND TIMEOUT PROGRAMMABLE VOLTAGE SUPERVISOR

Figure 36 shows a circuit configuration for a programmable threshold and timeout circuit. The timeout, t_{RESET} , defines the duration that the input voltage (V_{IN}) must be kept above the threshold voltage to toggle the \overline{RESET} signal, preventing the device from operating when V_{IN} is not stable. If V_{IN} falls below the threshold voltage, the \overline{RESET} signal toggles quickly.




Figure 36. Programmable Threshold and Timeout Circuit




Figure 37. Threshold and Timeout Programmable Voltage Supervisor Timing Diagram

During startup, the ADCMP391/ADCMP392/ADCMP393 guarantee a low output state when $V_{\rm CC}$ is still below the UVLO threshold, preventing the voltage supervisor from toggling.

When $V_{\rm IN}$ reaches the threshold set by the resistor divider (R1 and R2) and $V_{\rm REF}$, OUT1 changes from low to high and starts to charge the timeout capacitor (C_T). If $V_{\rm IN}$ is kept above the threshold voltage and the voltage in C_T reaches $V_{\rm REF}$, OUT2 toggles. If $V_{\rm IN}$ falls below the threshold voltage while C_T is charging, the timeout capacitor quickly discharges, preventing OUT2 from toggling while $V_{\rm IN}$ is not stable.

In the condition that $V_{\rm IN}$ is tied to $V_{\rm CC}$, the circuit operates when $V_{\rm CC}$ is more than the minimum operating voltage.

The threshold voltage (V_{TH}) is configured by changing the resistor divider or V_{RFF} . Calculate the threshold voltage by


$$V_{TH} = V_{REF} \left(1 + \frac{RI}{R2} \right) \tag{39}$$

Timeout is adjusted by changing the values of the pull-up resistor or the timeout capacitor. To set the timeout value, determine the allowable current flowing through R_{PULLUP} , I_{PULLUP} . When I_{PULLUP} is known, calculate R_{PULLUP} and C_T by the following formulas:

$$R_{PULLUP} = V_{CC}/I_{PULLUP} \tag{40}$$

$$C_{T} = \frac{-t_{RESET}}{R_{PULLUP} \ln \left(1 - \frac{V_{REF}}{V_{CC}}\right)}$$
(41)


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 39. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14)

Dimensions shown in millimeters and (inches)




Figure 40. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADCMP391ARZ	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP391ARZ-RL7	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP392ARZ	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP392ARZ-RL7	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP393ARZ	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14
ADCMP393ARZ-RL7	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14
ADCMP393ARUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADCMP393ARUZ-RL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14

 $^{^{1}}$ Z = RoHS Compliant Part.