

General Description

The low-voltage serial-peripheral interface (SPI™) DS1390/DS1391 and the low-voltage 3-wire DS1392/ DS1393 real-time clocks (RTCs) are clocks/calendars that provide hundredths of a second, seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an AM/PM indicator. One programmable time-of-day alarm is provided. A temperature-compensated voltage reference monitors the status of VCC and automatically switches to the backup supply if a power failure is detected. On the DS1390, a single open-drain output provides a CPU interrupt or a square wave at one of four selectable frequencies. The DS1391 replaces the SQW/INT pin with a RST output/debounced input.

The DS1390 and DS1391 are programmed serially through an SPI-compatible, bidirectional bus. The DS1392 and DS1393 communicate over a 3-wire serial bus, and the extra pin is used for either a separate interrupt pin or a RST output/debounced input.

All four devices are available in a 10-pin µSOP package, and are rated over the industrial temperature range.

Applications

Hand-Held Devices **GPS/Telematics Devices Embedded Time Stamping** Medical Devices

Typical Operating Circuits and Pin Configurations appear at end of the data sheet.

Features

- Real-Time Clock Counts Hundredths of Seconds. Seconds, Minutes, Hours, Day, Date, Month, and Year with Leap-Year Compensation Valid Up to 2100
- ♦ Output Pin Configurable as Interrupt or Square Wave with Programmable Frequency of 32.768kHz, 8.192kHz, 4.096kHz, or 1Hz (DS1390/DS1393 Only)
- ♦ One Time-of-Day Alarm
- ♦ Power-Fail Detect and Switch Circuitry
- ♦ Reset Output/Debounced Input (DS1391/DS1393)
- ♦ Separate SQW and INT Output (DS1392)
- ◆ Trickle-Charge Capability
- ♦ SPI Supports Modes 1 and 3 (DS1390/DS1391)
- ♦ 3-Wire Interface (DS1392/DS1393)
- ♦ 4MHz at 3.0V and 3.3V
- ♦ 1MHz at 1.8V
- ♦ Three Operating Voltages: 1.8V ±5%, 3.0V ±10%, and 2.97 to 5.5V
- ♦ Industrial Temperature Range: -40°C to +85°C
- ♦ Underwriters Laboratory (UL) Recognized

Ordering Information

| PART | TEMP RANGE | PIN- PACKAGE | TOP MARK |
|--------------------|----------------|-----------------|--------------|
| DS1390 U-18 | -40°C to +85°C | 10 µSOP | DS1390 rr-18 |
| DS1390U-3 | -40°C to +85°C | 10 µSOP | DS1390 rr-3 |
| DS1390U-33 | -40°C to +85°C | 10 µSOP | DS1390 rr-33 |
| DS1391 U-18 | -40°C to +85°C | 10 µSOP | DS1391 rr-18 |
| DS1391U-3 | -40°C to +85°C | 10 μSOP | DS1391 rr-3 |
| DS1391U-33 | -40°C to +85°C | 10 µSOP | DS1391 rr-33 |
| DS1392 U-18 | -40°C to +85°C | 10 µSOP | DS1393 rr-18 |
| DS1392U-3 | -40°C to +85°C | 10 µSOP | DS1392 rr-3 |
| DS1392U-33 | -40°C to +85°C | 10 µSOP | DS1392 rr-33 |
| DS1393 U-18 | -40°C to +85°C | 10 μSOP | DS1393 rr-18 |
| DS1393U-3 | -40°C to +85°C | 10 µSOP | DS1393 rr-3 |
| DS1393U-33 | -40°C to +85°C | 10 μSOP | DS1393 rr-33 |
| | | | |

Where "rr" is a revision code on the second line of the top mark.

SPI is a trademark of Motorola. Inc.



ABSOLUTE MAXIMUM RATINGS

| Voltage Range on V _{CC} Pin Relative to Ground0.3V to +6.0V | Storage Temperature Range55°C to +125°C |
|--|---|
| Voltage Range on Inputs Relative | Soldering TemperatureSee IPC/JEDEC |
| to Ground0.3V to (V _{CC} + 0.3V) | J-STD-020A Specification |
| Operating Temperature Range40°C to +85°C | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(V_{CC} = V_{CC(MIN)})$ to $V_{CC(MAX)}$, $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at nominal supply voltage and $T_A = +25$ °C, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-----------------|--|---------------------------|------|----------------------------|---------|
| | | DS139x-33 | 2.97 | 3.3 | 5.50 | |
| Supply Voltage (Note 2) | Vcc | DS139x-3 | 2.7 | 3.0 | 3.3 | V |
| | | DS139x-18 | 1.71 | 1.8 | 1.89 | |
| Logic 1 | VIH | (Note 2) | 0.7 x V _C C | | V _{CC} + 0.5 | V |
| Logic 0 | VIL | (Note 2) | -0.3 | | +0.3 x V _C C | V |
| Supply Voltage, Pullup SQW/INT, SQW, INT, V _{CC} = 0V | V _{PU} | (Note 2) | | | 5.5 | V |
| | | -33 | 1.3 | 3.0 | VCC(MAX) | |
| VBACKUP Voltage (Note 2) | VBACKUP | -3 | 1.3 | 3.0 | 3.7 | V |
| | | -18 | 1.3 | 3.0 | 3.7 | |
| Power-Fail Voltage (Note 2) | | -33 | 2.70 | 2.88 | 2.97 | |
| | VPF | -3 | 2.45 | 2.6 | 2.70 | V |
| | | -18 | 1.51 | 1.6 | 1.71 | |
| | R1 | (Notes 3, 4) | | 250 | | |
| Trickle-Charge Current-Limiting Resistors | R2 | (Notes 3, 5) | | 2000 | | Ω |
| nesisiois | R3 | (Notes 3, 6) | | 4000 | | |
| Input Leakage | ILI | (Note 7) | -1 | | +1 | μΑ |
| I/O Leakage | ILO | (Note 8) | -1 | | +1 | μΑ |
| RST Pin I/O Leakage | ILORST | (Note 9) | -200 | | +10 | μΑ |
| DOLLT Lagia 1 Output | 1 | -33, -3 (V _{OH} = 0.85 x V _{CC}) | | | -1 | Λ |
| DOUT Logic 1 Output | IOHDOUT | -18 (V _{OH} = 0.80 x V _{CC}) | | | 0.750 | mA |
| DOLIT Lagia O Outrout | 1 | -33 , -3 ($V_{OL} = 0.15 \times V_{CC}$) | | | 3 | A |
| DOUT Logic 0 Output | IOHDOUT | $-18 (V_{OL} = 0.20 \times V_{CC})$ | | | 2 | mA |
| Logic 0 Output (DS1390/DS1393 SQW/INT; | Iolsir | V _{CC} > 1.71V; V _{OL} = 0.4V | | | 3.0 | mA |
| DS1392 SQW, <u>INT;</u> DS1391/DS1393 <u>RST</u>) | IOLSIK | 1.3V < V _{CC} < 1.71V; V _{OL} = 0.4V | | | 250 | μΑ |
| V _{CC} Active Supply Current | | -33 | | | 2 | mA |
| (Note 10) | ICCA | -3 | | | 2 | 111// \ |
| | | -18 | | | 500 | μΑ |



RECOMMENDED DC OPERATING CONDITIONS (continued)

 $(V_{CC} = V_{CC(MIN)})$ to $V_{CC(MAX)}$, $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at nominal supply voltage and $T_A = +25$ °C, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|------------|------------|-----|-----|-----|-------|
| V _{CC} Standby Current (Note 11) | | -33 | | 115 | 175 | |
| | Iccs | -3 | | 80 | 125 | μΑ |
| | | -18 | | 60 | 100 | |
| VBACKUP Leakage Current (VBACKUP = 3.7V, VCC = VCC(MAX)) | IBACKUPLKG | | | 15 | 100 | nA |

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 0V, V_{BACKUP} = 3.7V, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|----------------------|------------|-----|-----|------|-------|
| VBACKUP Current OSC On, SQW Off | IBACKUP1 | (Note 12) | | 500 | 1000 | nA |
| VBACKUP Current OSC On, SQW On (32kHz) | IBACKUP2 | (Note 12) | | 600 | 1150 | nA |
| VBACKUP Current OSC On, SQW On, VBACKUP = 3.0V, TA = +25°C | I _{BACKUP3} | (Note 12) | | 600 | 1000 | nA |
| VBACKUP Current, OSC Off (Data Retention) | IBACKUPDR | (Note 12) | | 25 | 100 | nA |

AC ELECTRICAL CHARACTERISTICS—SPI INTERFACE

(VCC = VCC(MIN) to VCC(MAX), TA = -40°C to +85°C, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS |
|-----------------------------|---------------------------------|---------------------------------|-----|-----|-----|---------|
| COLV Fraguesia (Nata 12) | f | 2.7V ≤ V _{CC} ≤ 5.5V | | | 4 | N 41 1- |
| SCLK Frequency (Note 13) | fsclk | 1.71V ≤ V _{CC} ≤ 1.89V | | | 1 | MHz |
| Data to SCLK Setup | tDC | (Notes 13, 14) | 30 | | | ns |
| SCLK to Data Hold | tcdh | (Notes 13, 14) | 30 | | | ns |
| SCLK to Data Valid | | 2.7V ≤ V _{CC} ≤ 5.5V | | | 80 | |
| (Notes 13, 14, 15) | tCDD | 1.71V ≤ V _{CC} ≤ 1.89V | | | 160 | ns |
| 0011/1 | 4 | 2.7V ≤ V _{CC} ≤. 5.5V | 110 | | | |
| SCLK Low Time (Note 13) | tCL | 1.71V ≤ V _{CC} ≤ 1.89V | 400 | | | ns |
| OOLK 11: (NI-+ 10) | 4. | 2.7V ≤ V _{CC} ≤ 5.5V | 110 | | | |
| SCLK High Time (Note 13) | tCH | 1.71V ≤ V _{CC} ≤ 1.89V | 400 | | | ns |
| SCLK Rise and Fall | t _R , t _F | | | | 200 | ns |
| CS to SCLK Setup (Note 13) | tcc | | 400 | | | ns |
| SCLK to CS Hold (Note 13) | tcch | | 100 | | | ns |
| CS Inactive Time (Note 13) | 4. | 2.7V ≤ V _{CC} ≤. 5.5V | 400 | | | |
| | tcwH | 1.71V ≤ V _{CC} ≤ 1.89V | 500 | | | ns |
| CS to Output High Impedance | t _{CDZ} | (Notes 13, 14) | | | 40 | ns |




Figure 1. Timing Diagram—SPI Read Transfer




Figure 2. Timing Diagram—SPI Write Transfer

AC ELECTRICAL CHARACTERISTICS—3-WIRE INTERFACE

 $(V_{CC} = V_{CC(MIN)})$ to $V_{CC(MAX)}$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$.) (Note 1) (Figures 3, 4)

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS |
|--------------------------------|---------------------------------|---------------------------------|-----|-----|-----|---------|
| CCLI/ Fragueracy (Nata 12) | 6 | 2.7V ≤ V _{CC} ≤ 5.5V | | | 4 | N 41 1- |
| SCLK Frequency (Note 13) | fsclk | 1.71V ≤ V _{CC} ≤ 1.89V | | | 1 | MHz |
| Data to SCLK Setup | tDC | (Notes 13, 14) | 30 | | | ns |
| SCLK to Data Hold | tCDH | (Notes 13, 14) | 30 | | | ns |
| SCLK to Data Valid (Notes 13, | tonn | 2.7V ≤ V _{CC} ≤ 5.5V | | | 80 | no |
| 14, 15) | tCDD | 1.71V ≤ V _{CC} ≤ 1.89V | | | 160 | ns |
| 001// T | 4 | 2.7V ≤ V _{CC} ≤ 5.5V | 110 | | | |
| SCLK Low Time (Note 13) | t _{CL} | $1.71V \le V_{CC} \le 1.89V$ | 400 | | | ns |
| CCLIC Limb Time (Note 12) | | 2.7V ≤ V _{CC} ≤ 5.5V | 110 | | | |
| SCLK High Time (Note 13) | tCH | 1.71V ≤ V _{CC} ≤ 1.89V | 400 | | | ns |
| SCLK Rise and Fall | t _R , t _F | | | | 200 | ns |
| CS to SCLK Setup | tcc | (Note 13) | 400 | | | ns |
| SCLK to CS Hold | tссн | (Note 13) | 100 | | | ns |
| CC In a stirus Times (Nata 12) | | 2.7V ≤ V _{CC} ≤ 5.5V | 400 | | | |
| CS Inactive Time (Note 13) | tcwH | 1.71V ≤ V _{CC} ≤ 1.89V | 500 | | | ns |
| CS to Output High Impedance | tcdz | (Note 13, 14) | | | 40 | ns |

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = V_{CC(MIN)})$ to $V_{CC(MAX)}$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|----------------------------------|------------------|------------|-----|-----|-----|-------|
| Pushbutton Debounce | PB _{DB} | | | 160 | 200 | ms |
| Reset Active Time | trst | | | 160 | 200 | ms |
| Oscillator Stop Flag (OSF) Delay | tosf | (Note 16) | | 100 | | ms |




Figure 3. Timing Diagram—3-Wire Read Transfer




Figure 4. Timing Diagram—3-Wire Write Transfer

POWER-UP/POWER-DOWN CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \text{ (Figures 5, 6)}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|----------------|------------|-----|-----|-----|-------|
| V _{CC} Detect to Recognize Inputs (V _{CC} Rising) | trst | (Note 17) | | 160 | 200 | ms |
| V _{CC} Fall Time; V _{PF(MAX)} to V _{PF(MIN)} | t _F | | 300 | | | μs |
| V _{CC} Rise Time; V _{PF(MIN)} to V _{PF(MAX)} | t _R | | 0 | | | μs |




Figure 5. Power-Up/Down Timing




Figure 6. Pushbutton Reset Timing

CAPACITANCE

 $(T_A = +25^{\circ}C)$


| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-----------------|------------|-----|-----|-----|-------|
| Capacitance on All Input Pins | CIN | | | | 10 | рF |
| Capacitance on All Output Pins (High Impedance) | C _{IO} | | | | 10 | pF |


WARNING: Under no circumstances are negative undershoots, of any amplitude, allowed when the device is in write protection.


- Note 1: Limits at -40°C are guaranteed by design and not production tested.
- Note 2: All voltages are referenced to ground.
- **Note 3:** The use of the 250Ω trickle-charge resistor is not allowed at $V_{CC} > 3.63V$ and should not be enabled. Use of the diode is not recommended for $V_{CC} < 3.0V$.
- **Note 4:** Measured at $V_{CC} = typ$, $V_{BACKUP} = 0V$, register 0Fh = A5h.
- **Note 5:** Measured at V_{CC} = typ, V_{BACKUP} = 0V, register 0Fh = A6h.
- **Note 6:** Measured at V_{CC} = typ, V_{BACKUP} = 0V, register 0Fh = A7h.
- Note 7: SCLK, DIN, $\overline{\text{CS}}$ on DS1390/DS1391; SCLK, and CE on DS1392/DS1393.
- Note 8: DOUT, SQW/INT (DS1390/DS1393), SQW, and INT (DS1392).
- **Note 9:** The RST pin has an internal $50k\Omega$ (typ) pullup resistor to V_{CC} .
- Note 10: ICCA—SCLK clocking at max frequency = 4MHz for 3V and 3.3V versions; 1MHz for 1.8V version; RST (DS1391/DS1393) inactive. Outputs are open.
- Note 11: Specified with bus inactive.
- Note 12: Measured with a 32.768kHz crystal attached to X1 and X2. Typical values measured at +25°C and 3.0VBACKUP.
- Note 13: With 50pF load.
- **Note 14:** Measured at $V_{IH} = 0.7 \times V_{DD}$ or $V_{IL} = 0.2 \times V_{DD}$, 10ns rise/fall times.
- Note 15: Measured at V_{OH} = 0.7 x V_{DD} or V_{OL} = 0.2 x V_{DD}. Measured from the 50% point of SCLK to the V_{OH} minimum of SDO.
- Note 16: The parameter t_{OSF} is the time that the oscillator must be stopped for the OSF flag to be set over the voltage range of $0 \le V_{CC} \le V_{CC(MAX)}$ and $1.3V \le V_{BAT} \le 5.5V$.
- Note 17: This delay applies only if the oscillator is enabled and running. If the EOSC bit is 1, the startup time of the oscillator is added to this delay.


Typical Operating Characteristics

($V_{CC} = +3.3V$, $T_A = +25$ °C, unless otherwise noted.)










Pin Description

| | P | IN | | | |
|--------|--------|--------|--------|---------|--|
| DS1390 | DS1391 | DS1392 | DS1393 | NAME | FUNCTION |
| 1 | 1 | 1 | 1 | X1 | Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for operation with a crystal having a 6pF specified load |
| 2 | 2 | 2 | 2 | X2 | capacitance (C_L). Pin X1 is the input to the oscillator and can optionally be connected to an external 32.768kHz oscillator. The output of the internal oscillator, pin X2, is floated if an external oscillator is connected to pin X1. |
| 3 | 3 | 3 | 3 | VBACKUP | DC Backup Power Input for Primary Cell. This pin is a rechargeable battery/super cap or a secondary supply. UL recognized to ensure against reverse charging current when used with a lithium battery. |
| 4 | 4 | _ | | CS | SPI Chip-Select Input. This pin is used to select or deselect the part. |
| | _ | 4 | 4 | CE | Chip Enable for 3-Wire Interface |
| 5 | 5 | 5 | 5 | GND | Ground |
| 6 | 6 | _ | _ | DIN | SPI Data Input. This pin is used to shift address and data into the part. |
| _ | _ | 6 | | ĪNT | Interrupt Output. This pin is used to output the interrupt signal, if enabled by the control register. The maximum voltage on this pin is 5.5V, independent of V_{CC} or V_{BACKUP} . If enabled, \overline{INT} functions when the device is powered by either V_{CC} or V_{BAT} . |
| I | 9 | I | 6 | RST | Reset. This active-low, open-drain output indicates the status of V _{CC} relative to the V _{PF} specification. As V _{CC} falls below V _{PF} , the $\overline{\text{RST}}$ pin is driven low. When V _{CC} exceeds V _{PF} , for t _{RST} , the $\overline{\text{RST}}$ pin is driven high impedance. This pin is combined with a debounced pushbutton input function. This pin can be activated by a pushbutton reset request. This pin has an internal, 50k Ω (typ) pullup resistor to V _{CC} . No external pullup resistors should be connected. If the crystal oscillator is disabled, the startup time of the oscillator is added to the t _{RST} delay. |
| 7 | 7 | _ | | DOUT | SPI Data Output. Data is output on this pin when the part is in read mode. CMOS push-pull driver. |
| | _ | 7 | 7 | I/O | Input/Output for 3-Wire Interface. CMOS push-pull driver. |
| 8 | 8 | 8 | 8 | SCLK | Serial Clock Input. This pin is used to control the timing of data into and out of the part. |
| 9 | _ | _ | 9 | SQW/INT | Square-Wave/Interrupt Output. This pin is used to output the programmable square wave or interrupt signal. When enabled by setting the ESQW bit to logic 1, the SQW/INT pin outputs one of four frequencies: 32.768kHz, 8.192kHz, 4.096kHz, or 1Hz. This pin is open drain and requires an external pullup resistor. The maximum voltage on this pin is 5.5V, independent of VCC or VBACKUP. If enabled, SQW/INT functions when the device is powered by either VCC or VBAT. |
| _ | _ | 9 | _ | SQW | Square-Wave Output. This pin is open drain and requires an external pullup resistor. The maximum voltage on this pin is 5.5V, independent of V_{CC} or V_{BACKUP} . If enabled, SQW functions when the device is powered by either V_{CC} or V_{BAT} . |
| 10 | 10 | 10 | 10 | Vcc | DC Power Pin for Primary Power Supply |



Functional Diagram



Detailed Description

The DS1390/DS1391/DS1392/DS1393 RTCs are low-power clocks/calendars with alarms. Address and data are transferred serially through a 4-wire SPI interface for the DS1390 and DS1391 and through a 3-wire interface for the DS1392 and DS1393. The clocks/calendars provide hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The alarm functions are performed off all timekeeping registers, allowing the user to set high resolution alarms. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clocks operate in either the 24-hour or 12-hour format with an AM/PM indicator. All four devices have a built-in temperature-compensated voltage reference that detects power failures and automati-

cally switches to the battery supply. Additionally, the devices can provide trickle charging of the backup voltage source, with selectable charging resistance and diode voltage drops.

Operation

The DS1390/DS1391 operate as a slave device on the SPI serial bus. The DS1392/DS1393 operate using a 3-wire synchronous serial bus. Access is obtained by selecting the part by the $\overline{\text{CS}}$ pin (CE on DS1392/DS1393) and clocking data into/out of the part using the SCLK and DIN/DOUT pins (I/O on DS1392/DS1393). Multiple-byte transfers are supported within one $\overline{\text{CS}}$ low period (see the *SPI Serial-Data Bus* section). The devices are fully accessible and data can be written and read when VCC is greater than VPF.

However, when V_{CC} falls below V_{PF}, the internal clock registers are blocked from any access. If V_{PF} is less than V_{BACKUP}, the device power is switched from V_{CC} to V_{BACKUP} when V_{CC} drops below V_{PF}. If V_{PF} is greater than V_{BACKUP}, the device power is switched from V_{CC} to V_{BACKUP} when V_{CC} drops below V_{BACKUP}. The registers are maintained from the V_{BACKUP} source until V_{CC} is returned to nominal levels. See the *Functional Diagram* for the main elements of these serial RTCs.

Table 1. Crystal Specifications*

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS |
|-------------------|--------|-----|--------|-----|-------|
| Nominal Frequency | fo | | 32.768 | | kHz |
| Series Resistance | ESR | | | 55 | kΩ |
| Load Capacitance | CL | | 6 | | рF |

^{*}The crystal, traces, and crystal input pins should be isolated from RF generating signals. Refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks for additional specifications.

Oscillator Circuit

All four devices use an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. Table 1 specifies several crystal parameters for the external crystal, and Figure 7 shows a functional schematic of the oscillator circuit. If a crystal is used with the specified characteristics, the startup time is usually less than one second.

Clock Accuracy

The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error is added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit can result in the clock running fast. Figure 8 shows a typical PC board layout for isolation of the crystal and oscillator from noise. Refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks for detailed information.




Figure 7. Oscillator Circuit Showing Internal Bias Network




Figure 8. Layout Example

Address Map

Table 2 shows the address map for the DS1390–DS1393 RTC and RAM registers. The RTC registers are located in address locations 00h to 0Fh in read mode, and 80h to 8Fh in write mode. During a multibyte access, when the address pointer reaches 0Fh, it wraps around to location 00h. On the falling edge of the CS pin (DS1390/DS1391) or the rising edge of CE

(DS1392/DS1393), the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to re-read the registers if the main registers update during a read. To avoid rollover issues when writing to the time and date registers, all registers should be written before the hundredths-of-seconds registers reaches 99 (BCD).

Table 2. Address Map

| WRITE ADDRESS | READ ADDRESS | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | FUNCTION | RANGE |
|------------------|-----------------|-------------------|-------------------|------------------|-------------|-----------------------|-----------|----------|-----------------------------------|------------------------------|--------------------------|
| 80h | 00h | Tenths of Seconds | | | Н | Hundredths of Seconds | | | Hundredths of Seconds | 0-99 BCD | |
| 81h | 01h | 0 | | 10 Second | S | | Sec | onds | | Seconds | 00-59 BCD |
| 82h | 02h | 0 | | 10 Minutes | S | | Min | utes | | Minutes | 00-59 BCD |
| 83h | 03h | 0 | 12/24 | AM/PM 10 Hour | 10 Hour | | Н | our | | Hours | 1-12 +AM/PM 00-23 BCD |
| 84h | 04h | 0 | 0 | 0 | 0 | 0 | | Day | | Day | 1–7 BCD |
| 85h | 05h | 0 | 0 | 10 D | ate | | Da | ate | | Date | 01–31 BCD |
| 86h | 06h | Century | 0 | 0 | 10 Month | Month | | | | Month/ Century | 01-12 + Century BCD |
| 87h | 07h | | 10 | Year | | Year | | | | Year | 00-99 BCD |
| 88h | 08h | | Tenths of Seconds | | | | undredths | of Secor | Alarm Hundredths of Seconds | 0-99 BCD | |
| 89h | 09h | AM1 | | 10 Second | S | | Sec | onds | | Alarm | 00-59 BCD |
| 8Ah | 0Ah | AM2 | | 10 Minutes | S | | Min | utes | | Alarm | 00-59 BCD |
| 8Bh | 0Bh | AM3 | 12/24 | AM/PM | 10 Hour | Hour | | | Alarm Hours | 1–12 + AM/PM 00–23 BCD | |
| 0.Ch | 0Ch | 0.044 | DV/DT | 10.0 | \oto | | D | ay | | Alarm Day | 1–7 BCD |
| 8Ch | UCh | AM4 | DY/DT | 10 D | ale | | Date | | | Alarm Date | 1–31 BCD |
| | | | 0 | BBSQI | RS2 | RS1 | INTCN | 0 | AIE | | DS1390/93 |
| 8Dh | 0Dh | EOSC | 0 | Χ | Χ | X X 0 X | | | Control | DS1391 | |
| | | | 0 | BBSQI | RS2 | RS1 | ESQW | 0 | AIE | | DS1392 |
| 8Eh | 0Eh | OSF | 0 | 0 | 0 | 0 | 0 | 0 | AF | Status | _ |
| 8Fh | 0Fh | TCS3 | TCS2 | TCS1 | TCS0 | DS1 | DS0 | ROUT1 | ROUT0 | Trickle Charger | _ |

Note: Unless otherwise specified, the state of the registers is not defined when power (VCC and VBACKUP) is first applied.

^{0 =} Always reads as zero.



X = General-purpose read/write bit.

Hundredths-of-Seconds Generator

The hundredths-of-seconds generator circuit shown in the functional diagram is a state machine that divides the incoming frequency (4096Hz) by 41 for 24 cycles and 40 for one cycle. This produces a 100Hz output that is slightly off during the short term, and is exactly correct every 250ms. The divide ratio is given by:

Ratio = $[41 \times 24 + 40 \times 1] / 25 = 40.96$

Thus, the long-term average frequency output is exactly the desired 100Hz.

Clock and Calendar

The time and calendar information is obtained by reading the appropriate register bytes. See Table 2 for the RTC registers. The time and calendar are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format. The day-of-week register increments at midnight. Values that correspond to the day-of-week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation. The DS1390–DS1393 can run in either 12-hour or 24-hour mode. Bit 6 of the hours

register is defined as the 12- or 24-hour mode-select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the \overline{AM}/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20 to 23 hours). Changing the $12/\overline{24}$ -hour mode-select bit requires that the hours data be re-entered, including the alarm register (if used). The century bit (bit 7 of the month register) is toggled when the years register overflows from 99 to 00.

Alarms

All four devices contain one time-of-day/date alarm. Writing to registers 88h through 8Ch sets the alarm. The alarm can be programmed (by the alarm enable and INTCN bits of the control register) to activate the SQW/INT or INT output on an alarm-match condition. The alarm can activate the SQW/INT or INT output while the device is running from VBACKUP if BBSQI is enabled. Bit 7 of each of the time-of-day/date alarm registers are mask bits (Table 3). When all the mask bits for each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers 00h to 06h match the values stored in the time-of-day/date alarm registers. The alarms can also be programmed to repeat every second, minute, hour, day, or date. Table 3 shows the possible settings. Configurations not listed in the table result in illogical operation.

Table 3. Alarm Mask Bits

| REGISTER | DY/DT | ALARM | REGISTER | MASK BITS | S (BIT 7) | ALARM RATE |
|------------|--------|-------|----------|-----------|-----------|---|
| 08H | וטויטו | AM4 | AM3 | AM2 | AM1 | ALARIN RATE |
| FFh | Χ | 1 | 1 | 1 | 1 | Alarm every 1/100th of a second |
| F[0-9]h | Χ | 1 | 1 | 1 | 1 | Alarm when hundredths of seconds match |
| [0-9][0-9] | Χ | 1 | 1 | 1 | 1 | Alarm when tenths, hundredths of seconds match |
| [0-9][0-9] | Χ | 1 | 1 | 1 | 0 | Alarm when seconds, tenths, and hundredths of seconds match |
| [0-9][0-9] | Χ | 1 | 1 | 0 | 0 | Alarm when minutes, seconds, tenths, and hundredths of seconds match |
| [0-9][0-9] | Χ | 1 | 0 | 0 | 0 | Alarm when hours, minutes, seconds, tenths, and hundredths of seconds match |
| [0-9][0-9] | 0 | 0 | 0 | 0 | 0 | Alarm when date, hours, minutes, seconds, tenths, and hundredths of seconds match |
| [0-9][0-9] | 1 | 0 | 0 | 0 | 0 | Alarm when day, hours, minutes, seconds, tenths, and hundredths of seconds match |

The DY/DT bits (bit 6 of the alarm day/date registers) control whether the alarm value stored in bits 0 to 5 of that register reflects the day of the week or the date of the month. If DY/DT is written to logic 0, the alarm is the result of a match with date of the month. If DY/DT is written to a logic 1, the alarm is the result of a match with day of the week.

When the RTC register values match alarm register settings, the alarm-flag (AF) bit is set to logic 1. If the alarm-interrupt enable (AIE) is also set to logic 1 and the INTCN bit is set to logic 1, the alarm condition activates the SQW/INT signal.

Since the contents of register 08h are expected to normally contain a match value of 00–99 decimal, the codes F[0–9], and FF have been used to tell the part to mask the tenths or hundredths of seconds accordingly.

Power-Up/Down, Reset, and Pushbutton Reset Functions

A precision temperature-compensated reference and comparator circuit monitors the status of V_{CC}. When an out-of-tolerance condition occurs, an internal power-fail signal is generated that blocks read/write access to the device and forces the $\overline{\rm RST}$ pin (DS1391/DS1393 only) low. When V_{CC} returns to an in-tolerance condition, the internal power-fail signal is held active for t_{RST} to allow the power supply to stabilize, and the $\overline{\rm RST}$ (DS1391/DS1393 only) pin is held low. If the $\overline{\rm EOSC}$ bit is set to logic 1 (to disable the oscillator in battery-backup mode), the internal power-fail signal and the $\overline{\rm RST}$ pin is kept active for t_{RST} plus the startup time of the oscillator.

The DS1391/DS1393 provide for a pushbutton switch to be connected to the \overline{RST} output pin. When the DS1391/DS1393 are not in a reset cycle, it continuously monitors the \overline{RST} signal for a low-going edge. If an edge is detected, the part debounces the switch by pulling the \overline{RST} pin low and inhibits read/write access. After PBDB has expired, the part continues to monitor the \overline{RST} line. If the line is still low, it continues to monitor the line looking for a rising edge. Upon detecting release, the part forces the \overline{RST} pin low and holds it low for an additional PBDB.

Special-Purpose Registers

The DS1390-DS1393 have three additional registers (control, status, and trickle charger) that control the RTC, alarms, square-wave output, and trickle charger.

Control Register (0D/8Dh) (DS1390/DS1393 Only)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EOSC | 0 | BBSQI | RS2 | RS1 | INTCN | 0 | AIE |

Bit 7: Enable Oscillator (EOSC). When set to logic 0, this bit starts the oscillator. When this bit is set to logic 1, the oscillator is stopped whenever the device is powered by V_{BACKUP} . The oscillator is always enabled when V_{CC} is valid. This bit is enabled (logic 0) when V_{CC} is first applied.

Bit 5: Battery-Backed Square-Wave and Interrupt Enable (BBSQI). This bit when set to logic 1 enables the square wave or interrupt output when V_{CC} is absent and the DS1390/DS1392/DS1393 are being powered by the VBACKUP pin. When BBSQI is logic 0, the SQW/INT pin (or SQW and INT pins) goes high impedance when V_{CC} falls below the power-fail trip point. This bit is disabled (logic 0) when power is first applied.

Bits 4 and 3: Rate Select (RS2 and RS1). These bits control the frequency of the square-wave output when the square wave has been enabled. The table below shows the square-wave frequencies that can be selected with the RS bits. These bits are both set to logic 1 (32kHz) when power is first applied.

 RS2
 RS1
 SQUARE-WAVE OUTPUT FREQUENCY

 0
 0
 1Hz

 0
 1
 4.096kHz

 1
 0
 8.192kHz

32.768kHz

Bit 2: Interrupt Control (INTCN). This bit controls the SQW/INT signal. When the INTCN bit is set to logic 0, a square wave is output on the SQW/INT pin. The oscillator must also be enabled for the square wave to be output. When the INTCN bit is set to logic 1, a match between the timekeeping registers and either of the alarm registers then activates the SQW/INT (provided the alarm is also enabled). The corresponding alarm flag is always set, regardless of the state of the INTCN bit. The INTCN bit is set to logic 0 when power is first applied.

Bit 0: Alarm Interrupt Enable (AIE). When set to logic 1, this bit permits the alarm flag (AF) bit in the status register to assert SQW/INT (when INTCN = 1). When the AIE bit is set to logic 0 or INTCN is set to logic 0, the AF bit does not initiate the SQW/INT signal. The AIE bit is disabled (logic 0) when power is first applied.

Control Register (0D/8Dh) (DS1391 Only)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EOSC | 0 | X | Χ | Χ | Χ | 0 | X |

Control bits used in the DS1390 become general-purpose, battery-backed, nonvolatile SRAM bits in the DS1391.



1

Control Register (0D/8Dh) (DS1392 Only)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EOSC | 0 | BBSQI | RS2 | RS1 | ESQW | 0 | AIE |

The INTCN bit used in the DS1390/DS1393 becomes the SQW pin-enable bit in the DS1392. This bit powers up a zero, making SQW active.

Status Register (0E/8Eh)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| OSF | 0 | 0 | 0 | 0 | 0 | 0 | AF |

Bit 7: Oscillator Stop Flag (OSF). A logic 1 in this bit indicates that the oscillator has stopped or was stopped for some time and may be used to judge the validity of the clock and calendar data. This bit is edge-triggered and is set to logic 1 when the internal circuitry senses the oscillator has transitioned from a normal run state to a STOP condition. The following are examples of conditions that can cause the OSF bit to be set:

- 1) The first time power is applied.
- 2) The voltage present on V_{CC} and V_{BACKUP} is insufficient to support oscillation.
- 3) The EOSC bit is turned off.
- 4) External influences on the crystal (i.e., noise, leakage, etc.).

This bit remains at logic 1 until written to logic 0. This bit can only be written to logic 0. Attempting to write OSF to logic 1 leaves the value unchanged.

Bit 6: Alarm Flag (AF). A logic 1 in the AF bit indicates that the time matched the alarm registers. If the AIE bit

is logic 1 and the INTCN bit is set to logic 1, the SQW/INT pin is also asserted. AF is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

_Trickle-Charge Register (0F/8Fh)

The simplified schematic in Figure 9 shows the basic components of the trickle charger. The trickle-charge select (TCS) bits (bits 4 to 7) control the selection of the trickle charger. To prevent accidental enabling, only a pattern on 1010 enables the trickle charger. All other patterns disable the trickle charger. The trickle charger is disabled when power is first applied. The diode-select (DS) bits (bits 2 and 3) select whether or not a diode is connected between VCC and VBACKUP. If DS is 01, no diode is selected or if DS is 10, a diode is selected. The ROUT bits (bits 0 and 1) select the value of the resistor connected between VCC and VBACKUP. Table 5 shows the resistor selected by the resistor-select (ROUT) bits and the diode selected by the diode-select (DS) bits.

Table 5. Trickle-Charge Register

| TCS3 | TCS2 | TCS1 | TCS0 | DS1 | DS0 | ROUT1 | ROUT0 | FUNCTION |
|------|------|------|------|-----|-----|-------|-------|---------------------------------|
| Х | Χ | Χ | Χ | 0 | 0 | Χ | Χ | Disabled |
| Х | Χ | Χ | Χ | 1 | 1 | X | Χ | Disabled |
| Х | Χ | Χ | Χ | Χ | Х | 0 | 0 | Disabled |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | No diode, 250Ω resistor |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | One diode, 250Ω resistor |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | No diode, $2k\Omega$ resistor |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | One diode, $2k\Omega$ resistor |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | No diode, 4kΩ resistor |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | One diode, $4k\Omega$ resistor |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Initial default value—disabled |




Figure 9. DS1390/DS1391 Programmable Trickle Charger

Table 6. SPI Pin Function

| MODE | CSZ | SCLK | SDI | SDO | |
|---------|-----|---------------------------|-------------------|-------------------|--|
| Disable | Н | Input Disabled | Input Disabled | High Impedance | |
| Muito | | CPOL* = 1, SCLK Rising | Data Bit | High | |
| Write | L | CPOL = 0, SCLK Falling | Latch | Impedance | |
| Dood | | CPOL = 1, SCLK Falling | V | Next Data | |
| Read | L | CPOL = 0, SCLK Rising | X | Bit Shift** | |

^{*}CPOL is the clock-polarity bit set in the control register of the host microprocessor.

The user determines diode and resistor selection according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 3.3V is applied to V_{CC} and a super cap is connected to V_{BACKUP}. Also, assume that the trickle charger has been enabled with a diode and resistor R2 between




Figure 10. Serial Clock as a Function of Microcontroller Clock-Polarity Bit

 V_{CC} and V_{BACKUP} . The maximum current I_{MAX} would therefore be calculated as follows:

$$I_{MAX} = (3.3V - diode drop) / R2 \approx (3.3V - 0.7V) / 2k\Omega \approx 1.3mA$$

As the super cap changes, the voltage drop between $V_{\rm CC}$ and $V_{\rm BACKUP}$ decreases and therefore the charge current decreases.

^{**}SDO remains at high impedance until 8 bits of data are ready to be shifted out during a read.




Figure 11. SPI Single-Byte Write




Figure 12. SPI Single-Byte Read

SPI Serial-Data Bus

The DS1390/DS1391 provide a 4-wire SPI serial-data bus to communicate in systems with an SPI host controller. Both devices support single-byte and multiplebyte data transfers for maximum flexibility. The DIN and DOUT pins are the serial-data input and output pins, respectively. The CS input initiates and terminates a data transfer. The SCLK pin synchronizes data movement between the master (microcontroller) and the slave (DS1390/DS1391) devices. The shift clock (SCLK), which is generated by the microcontroller, is active only during address and data transfer to any device on the SPI bus. Input data (DIN) is latched on the internal strobe edge and output data (DOUT) is shifted out on the shift edge (Figure 10). There is one clock for each bit transferred. Address and data bits are transferred in groups of eight.

Address and data bytes are shifted MSB first into the serial-data input (DIN) and out of the serial-data output (DOUT). Any transfer requires the address of the byte to specify a write or read, followed by one or more bytes of data. Data is transferred out of the DOUT pin for a read operation and into the DIN for a write operation (Figures 11 and 12).

The address byte is always the first byte entered after $\overline{\text{CS}}$ is driven low. The most significant bit (W/\overline{R}) of this byte determines if a read or write takes place. If W/\overline{R} is 0, one or more read cycles occur. If W/\overline{R} is 1, one or more write cycles occur.

Data transfers can occur one byte at a time or in multiple-byte burst mode. After $\overline{\text{CS}}$ is driven low, an address is written to the DS1390/DS1391. After the address, one or more data bytes can be written or read. For a singlebyte transfer, one byte is read or written and then \overline{CS} is driven high. For a multiple-byte transfer, however, multiple bytes can be read or written after the address has been written. Each read or write cycle causes the RTC register address to automatically increment. Incrementing continues until the device is disabled. The address wraps to 00h after incrementing to 0Fh (during a read) and wraps to 80h after incrementing to 8Fh (during a write). Note, however, that an updated copy of the time is only loaded into the user-accessible copy upon the falling edge of CS. Reading the RTC registers in a continuous loop does not show the time advancing.




Figure 13. SPI Multiple-Byte Burst Transfer




Figure 14. 3-Wire Single-Byte Read




Figure 15. 3-Wire Single-Byte Write

3-Wire Serial-Data Bus

The DS1392/DS1393 provide a 3-wire serial-data bus, and support both single-byte and multiple-byte data transfers for maximum flexibility. The I/O pin is the serial-data input/output pin. The CE input is used to initiate and terminate a data transfer. The SCLK pin is used to synchronize data movement between the master (microcontroller) and the slave (DS1392/DS1393) devices. Input data is latched on the SCLK rising edge and output data is shifted out on the SCLK falling edge. There is one clock for each bit transferred. Address and data bits are transferred in groups of eight. Address and data bytes are shifted LSB first into the I/O pin. Data is transferred out LSB first on the I/O pin for a read operation.

The address byte is always the first byte entered after CE is driven high. The MSB (W/ \overline{R}) of this byte determines if a read or write takes place. If W/ \overline{R} is 0, one or more read cycles occur. If W/ \overline{R} is 1, one or more write cycles occur.

Data transfers can be one byte at a time or in multiple-byte burst mode. After CE is driven high, an address is written to the DS1392/DS1393. After the address, one or more data bytes can be written or read. For a single-byte transfer, one byte is read or written and then CE is driven low (Figure 14 and 15). For a multiple-byte transfer, however, multiple bytes can be read or written after the address has been written (Figure 16). Each read or write cycle causes the RTC register address to automatically increment. Incrementing continues until the device is disabled. The address wraps to 00h after




Figure 16. 3-Wire Multiple-Byte Burst Transfer

incrementing to 0Fh (during a read) and wraps to 80h after incrementing to 8Fh (during a write). Note, however, that an updated copy of the time is only loaded into the user-accessible copy upon the rising edge of CE. Reading the RTC registers in a continuous loop does not show the time advancing.

Chip Information

TRANSISTOR COUNT: 11,525


PROCESS: CMOS

SUBSTRATE CONNECTED TO GROUND


Thermal Information

Theta-JA: 180°C/W Theta-JC: 41.9°C/W

Pin Configurations




Typical Operating Circuits



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo).



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

24 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600