

**ZNEO32! Family of Microcontrollers** 

# **Z32F0642 MCU**

**Product Specification** 

PS039201-0217

P R E L I M I N A R Y



Copyright ©2017 Zilog®, Inc. All rights reserved. [www.zilog.com](http://www.zilog.com)





**LL**

### Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

### **LIFE SUPPORT POLICY**

#### ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

#### As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

#### Document Disclaimer

©2017 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

ZNEO32! is a trademark or registered trademark of Zilog, Inc. All other product or service names are the property of their respective owners.



#### **LLL** An **DIXYS** Company

# *Revision History*

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.





# <span id="page-3-0"></span>1. Overview

# **Introduction**

Zilog's Z32F0642 microcontroller, a member of the ZNEO32! Family of microcontrollers, is a cost-effective and high performance 32-bit microcontroller that is ideal for use in motor applications.

This Z32F0642 MCU offers 3-phase PWM generator units which are suitable for inverter motor drive systems. A built-in 3-phase PWM generator controls one inverter motor. One 12-bit high speed ADC unit with 12 channel analog multiplexed inputs is included to gather feedback from the motor. This MCU can control up to one inverter motor. Multiple powerful external serial interfaces help communicate with on-board sensors and devices.



[Figure 1-1](#page-3-1) shows a block diagram of the Z32F0642 MCU.

<span id="page-3-1"></span>**Figure 1-1 Block Diagram** 







<span id="page-4-0"></span>Figure 1-2 Pin Layout (LQFP-32)







<span id="page-5-0"></span>Figure 1-3 Pin Layout (LQFP-48)



# **Product Features**

The Z32F0642 MCU offers the following features:

- High performance, low-power Cortex-M0 core
- 64 KB code Flash memory
	- Endurance : 10,000 times at room temperature
	- Retention : 10 years
- 4 KB SRAM
- General Purpose I/O (GPIO)
	- 44 ports (PA[15:0], PB[7:0], PC[15:0], PD[3:0]) : 48-Pin
	- 30Ports (PA[9:0], PB[7:0], PC[1:0], PC[8:7], PC[15:10], PD[3:2]) : 32-Pin
- 3-phase Motor PWM (MPWM) with ADC triggering function
- 1-channel
- 1 MSPS high-speed 12-bit ADC with sequential conversion function
	- 12-channel : 48-Pin
	- 10-channel : 32-Pin
- Timer
	- 16-bit 4-channel
- Free Run Timer (FRT)
	- 32-bit 1-channel
- Watchdog Timer (WDT)
	- 32-bit 1-channel
- External communication ports:
	- 2-channel UARTs
	- 1-channel  $I^2C$
	- 1-channel SPI
- Hardware Divider (DIV64)
- On-chip RC-oscillator
	- HSI : 40 MHz( $\pm$ 3% @-40 ~ +105℃)
	- LSI : 40 kHz( $\pm 20\%$  @-40 ~ +105℃)
- System fail-safe function by clock monitoring
- XTAL OSC fail monitoring
- Power on reset
- Programmable low voltage detector (brown-out detector)
- Debug and emergency stop function
- SWD debugger
- Supports UART and SPI ISP
- Power down mode
	- IDLE, STOP1, STOP2 modes
- Sub-active mode
	- System used external 32.768 kHz crystal or system used internal 40 kHz LSI
- Operating frequency
	- $40$  kHz  $\sim 40$  MHz



- External 32.768 kHz crystal
- Operating voltage  $- 2.2 V \approx 5.5 V$
- Two package options:
	- LQFP-32
	- LQFP-48

<span id="page-7-0"></span>[Table 1-1 lists the device informa](#page-7-0)tion.







# **Architecture**





<span id="page-8-0"></span>**Figure 1-4 Block Diagram** 



# **Functional Description**

The following section provides an overview of the features of the Z32F0642 microcontroller.

**ARM Cortex-MO** 

- ARM powered Cortex-M0 core based on ARMv6M architecture which is optimized for small size and low power systems
- On-core system timer (SYSTICK) provides a simple 24-bit timer that makes it easy to manage the system operation
- Thumb-compatible Thumb-2 only instruction set processor core makes code high-density
- Hardware division and single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) provides deterministic interrupt handling
- SWD debugging features
- Max 40 MHz operating frequency with one wait execution

### **Nested Vector-Interrupt Controller (NVIC)**

- The ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M0 core handles all internal and external exceptions. When an interrupt condition is detected, the processor state is automatically stored to the stack and automatically restored from the stack at the end of the interrupt service routine
- The vector is fetched in parallel to the state saving, which enables efficient interrupt entry
- The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoring

### 64/32KB Internal Code Flash Memory

- The Z32F0642 MCU provides internal 64/32KB code Flash memory and its controller. This is sufficient to program motor algorithms and generally control the system. Self-programming is available and ISP and SWD programming is also supported in boot or debugging mode.
- Instruction and data cache buffers are available and overcome the low bandwidth Flash memory. The CPU can access Flash memory with one wait state up to 40 MHz bus frequency.

### **4KB 0-wait Internal SRAM**

 On chip 4 KB 0-wait SRAM can be used for working memory space and program code can be loaded on this SRAM.

### **Boot Logic**

• The smart boot logic supports Flash programming. The Z32F0642 MCU can be accessed by the external boot pin and UART and SPI programming are available in Boot mode. UART0 or SPI is used in boot mode communication.

### **System Control Unit (SCU)**

• The SCU block manages internal power, clock, reset, and operation modes. It also controls analog blocks (Oscillator Block, VDC and BOD (LVD)).

### **ELEXECUTE:** 32-bit Watchdog Timer (WDT)

The watchdog timer performs the system monitoring function. It generates an internal reset or



interrupt to notice abnormal status of the system.

### **Multi-purpose 16-bit Timer**

- Four-channel 16-bit general purpose timers support the following functions:
	- Periodic timer mode
	- Counter mode
	- PWM mode
	- Capture mode
- Built-in timer also supports counter-synchronization mode, which can generate synchronized waves and timing.

### **Motor PWM Generator**

- 3-phase Motor PWM Generator is implemented. 16-bit up/down counter with prescaler supports triangular and saw tooth waveform
- The PWM has the ability to generate an internal ADC trigger signal to measure the signal on time
- Dead time insertion and emergency stop functionality help the chip and system maintain safety conditions

### **Serial Peripheral Interface (SPI)**

 Synchronous serial communication is provided with the SPI block. The Z32F0642 MCU has a 1 channel SPI module. Boot mode uses this SPI block to download the Flash program.

### Inter-Integrated Circuit Interface (I<sup>2</sup>C)

The Z32F0642 MCU has a 1-channel  $I^2C$  block and it supports up to 400 kHz  $I^2C$  communication. Master and the Slave modes are supported.

### Universal Asynchronous Receiver/Transmitter (UART)

 The Z32F0642 MCU has a 2-channel UART block. For accurate baud rate control, a fractional baud rate generator is provided.

### **General PORT I/Os**

- 16-bit PA, 8-bit PB, 16-bit PC, and 4-bit PD ports are available and provide the following functionality:
	- General I/O port
	- Independent bit set/clear function
	- External interrupt input port
		- **Programmable pull-up and open-drain selection**
		- On-chip input debounce filter

### 12-bit Analog-to-Digital Converter (ADC)

 One built-in ADC unit can convert analog signal up to 1 MSPS (sample per second) conversion rate. The 12-channel analog MUX provides various combinations from external analog signals.

### **Hardware Divider (DIV64)**

The divider module provides a hardware divider with the ability to accelerate complicated



calculations. This divider is a sequential 64-bit/32-bit divider that requires 32 clock cycles for one operation.

## **Pin Description**

<span id="page-11-0"></span>The pin configurations listed in [Table 1-2](#page-11-0) contain two pairs of power/ground pins and other dedicated pins. These multi-function pins provide four selections of functions including GPIO. The configuration, including pin ordering, can be changed without notice.











Notation: I=Input, O=Output, U=Pull-up, D=Pull-down,

S=Schmitt-Trigger Input Type, C=CMOS Input Type, A=Analog, P=Power

Pin order may be changed with revision notice



# **Memory Map**





<span id="page-14-0"></span>Figure 1-5 Memory Map



# 2. CPU

# **Cortex-MO Core**

The CPU core is supported by the ARM Cortex-M0 processor, which provides a high-performance, low-cost platform. To learn more about Cortex M0, refer to document number DDI0432C from ARM.

## **Interrupt Controller**

<span id="page-15-0"></span>[Table 2-1](#page-15-0) shows the Interrupt Vector Map.



#### **Table 2-1 Interrupt Vector Map**



#### **3URGIST WEIGHT WEI**



### Note:

Each interrupt has an associated priority-level register. Each of them is 2 bits wide, occupying the two MSBs of the Interrupt Priority Level registers. Each Interrupt Priority Level register occupies 1 byte (8 bits). NVIC registers in the Cortex-M0 processor can only be accessed using word-size transfers, so for each access, four Interrupt Priority Level registers are accessed at the same time.



# **3. Boot Mode**

## **Boot Mode Pins**

The Z32F0642 MCU has a Boot mode option to program internal Flash memory. Enter Boot mode by setting the BOOT pin to 'L' at reset timing. (Normal state is 'H').

<span id="page-17-0"></span>Boot mode supports UART boot and SPI boot. UART boot uses the UART0 port, and SPI boot uses SPI. The pins for Boot mode are listed in [Table 3-1.](#page-17-0)



#### Table 3-1 Boot Mode Pins



# **Boot Mode Connections**

Users can design the target board using either of the Boot mode ports – UART or SPI.

Figures 3-1 through 3-3 show sample Boot mode connection diagrams.



**Figure 3-1 Boot Mode Connection Diagram** 



**Figure 3-2 SPI Boot Connection Diagram** 



# **ISP Mode Connections**

Users can design the target board using any ISP mode port.



Figure 3-3 ISP and E-PGM+ Connection Diagram



# 4. System Control Unit (SCU)

## **Overview**

The Z32F0642 MCU has a built-in intelligent power control block which manages system analog blocks and operating modes. Internal reset and clock signals are controlled by the SCU block to optimize system performance and power dissipation.



**Figure 4-1 SCU Block Diagram** 

# **Clock System**

The Z32F0642 MCU has two main operating clocks. One is HCLK which supplies the clock to the CPU and AHB bus system. The other clock is PCLK which supplies the clock to Peripheral systems.

Users can control the clock system variation with software. [Figure 4-2](#page-21-0) shows the clock system of the chip.





**Figure 4-2 Clock Tree Configuration** 

<span id="page-21-0"></span>Each of the mux to switch clock sources has a glitch-free circuit. Therefore, the clock can be switched without risk of glitches occurring. When you try to change the clock mux control, both clock sources should be alive. If one of them is not alive, the clock change operation is stopped and the system will be halted and not be recovered.

<span id="page-21-1"></span>[Table 4-1](#page-21-1) lists the clock sources and their description.

#### Table 4-1 Clock Sources





### **HCLK Clock Domain**

The HCLK clock feeds the clock to the CPU and AHB bus. Cortex-M0 CPU requires two clocks related to the HCLK clock, FCLK and HCLK. FCLK is the free running clock and is always running except in Power Down mode. HCLK can be stopped in Sleep mode and Power Down mode.

The bus system and memory systems are operated by the MCLK clock. The maximum bus operating clock speed is 40 MHz.

### **PCLK Clock Domain**

PCLK B is the master clock of all the peripherals. Each peripheral's clock is enabled in the SCU.PCER1 and SCU.PCER2 registers. Prior to enabling the PCLK B input clock of each block, the peripheral is not accessible, even to read its registers. For FRT, various clocks can be used; however, CRC16 uses PCLK\_A. This clock can be stopped in Power Down mode.

### **Clock Configuration Procedure**

After power up, the default system clock is fed by the LSI (40 kHz) clock. LSI is enabled by default during the power up sequence. The other clock sources are enabled by user controls with the LSI system clock.

The HSI (40 MHz) clock can be enabled by the SCU.CSCR register.

The MOSC (4-16 MHz) clock can be enabled by the SCU.CSCR register. Before enabling the MOSC block, the pin mux configuration should be set for XIN, XOUT function. PC12 and PC13 pins are shared with MOSC's XIN and XOUT function – PCC.MR and PCC.CR registers should be correctly configured. After enabling the MOSC block, it is necessary to wait for more than 5 msec to ensure stable operation of crystal oscillation.

The SOSC (32.768 kHz) clock can be enabled by the SCU.CSCR register. Before enabling the SOSC block, the pin mux configuration should be set for SXIN, SXOUT function. PD3 and PD2 pins are shared with SOSC's SXIN and SXOUT function – PCD.MR and PCD.CR registers should be correctly configured. After enabling the SOSC block, it is necessary to wait for more than 10 msec to ensure stable operation of crystal oscillation.

You can change MCLK using the SCU.SCCR register. [Figure 4-3](#page-23-0) shows an example flow chart of the process to configure the system clock.





**Figure 4-3 Clock Change Procedure** 

<span id="page-23-0"></span>When you speed the system clock up to maximum operating frequency, check the configuration of Flash wait control. Flash read access time is a limiting factor for performance. The wait control recommendation is provided in [Table 4-2.](#page-23-1)



<span id="page-23-1"></span>



## Reset

The Z32F0642 MCU has two system resets:

- Cold reset by POR, which is effective during power up or down sequence
- Warm reset, which is generated by several reset sources. The reset events cause the chip to turn on initial state.

The cold reset has only one reset source, which is POR. The warm reset has the following reset sources:

- nRESET pin
- WDT reset
- LVD reset
- MCLK Fail reset
- MOSC Fail reset
- S/W reset
- CPU request reset
- CPU Lockup reset

### **Cold Reset**

Cold reset is an important feature of the chip when power is up. This characteristic affects the system boot globally. Internal VDC is enabled when VDDEXT power is turned on. The internal POR trigger level is 1.4 V of VDDEXT voltage out level, at which time the boot operation is started. The LSI clock is enabled and counts 4.25 msec for internal VDC level stabilizing. During this time, VDDEXT voltage level should be greater than the initial LVD level (1.65 V). After counting 4.25 mse, the cold reset is released and counts 0.4 msec for warm reset synchronizing. BOOTROM and CPU run after releasing cold and warm reset.



[Figure 4-4](#page-24-0) shows the power up sequence and internal reset waveform.

<span id="page-24-0"></span>Figure 4-4 Power-up Procedure



### <span id="page-25-1"></span>**Warm Reset**

The warm reset event has several reset sources and some parts of the chip return to initial state when the warm reset condition occurs.

The warm reset source is controlled by the SCU.RSER register and the status appears in the SCU.RSSR register. The reset for each peripheral block is controlled by the SCU.PRER register. The reset can be masked independently.

[Figure 4-5](#page-25-0) shows a diagram of the Warm Reset.



**Figure 4-5 Warm Reset Diagram** 

### <span id="page-25-0"></span>Low Voltage Reset

A low voltage reset event occurs when the voltage drops below a certain level during operation. When an event occurs, you can select a reset or interrupt action. If a reset occurs, it will be reset to the warm reset state. For more information, refer to the [Warm Reset](#page-25-1) section. [Figure 4-6](#page-25-2) shows a diagram of Low Voltage Reset.



**Figure 4-6 Low Voltage Reset Diagram** 

### <span id="page-25-2"></span>**Reset Tree**

[Figure 4-7](#page-26-0) shows the Reset Tree configuration.





<span id="page-26-0"></span>**Figure 4-7 Reset Tree Configuration** 



### **2** Operation Mode

The INIT mode is the initial state of the chip when reset is asserted. The Run mode is maximum performance of the CPU with a high-speed clock system. The Sleep and the Power Down modes can be used as low power consumption modes. Low power consumption is achieved by halting the processor core and unused peripherals.

[Figure 4-8](#page-27-0) shows the Operation mode transition diagram.



<span id="page-27-0"></span>**Figure 4-8 Operation Mode Block Diagram** 



### **Run Mode**

In Run mode, the CPU and the peripheral hardware are operated by using the high-speed clock. Run mode is entered after reset followed by INIT state.

### **Sleep Mode**

Only the CPU is stopped in Sleep mode. Each peripheral function can be enabled by the function enable and clock enable bit in the PER and PCER registers. [Figure 4-9](#page-28-0) shows the Sleep mode sequence.



<span id="page-28-0"></span>**Figure 4-9 Sleep Mode Sequence** 



### **Power Down Mode**

In Power Down mode, all internal circuits enter the Stop state. The power down operation includes a special power off sequence, as shown in [Figure 4-10.](#page-29-0)



<span id="page-29-0"></span>Figure 4-10 Power Down Mode Sequence

# **Pin Description**

#### Table 4-3 SCU Pins



# Registers

The base address of SCU is 0x4000\_0000 and the register map is described in [Table 4-5.](#page-30-0)

Table 4-4 Base Address of SCU





<span id="page-30-0"></span>



### **6** SMR System Mode Register

The previous operating mode is shown in this register. The previous operating mode is saved in this register after a reset event. There are two controllable bits in Power Down mode – LSI On/Off control and VDC On/Off control.

The System Mode register is a 16-bit register.





### **SRCR System Reset Control Register**

It is possible to check if the chip is in Power Down mode. To use the STBO output function, it should be set as STBO that has output mode in Pin Mux. It is possible to reset the MCU as SWRST bit set.

The System Reset Control register is an 8-bit register.



### **WUER Wakeup Source Enable Register**

Enable the wakeup source when the chip is in Power Down mode. Wakeup sources that are used as the source of chip wakeup should be enabled in each bit field. If the source is used as a wakeup source, the corresponding bit should be written as '1'. If the source is not used as a wakeup source, the bit should be written as '0'.

This register is a 16-bit register.





### **WUSR Wakeup Source Status Register**

When the system is woken up by a wakeup source, the wakeup source is identified by reading this register. When the bit is set to 1, the related wakeup source issues the wakeup to the SCU. The bit is cleared when the event source is cleared by the software.



**WUSR=0x4000\_0014** 



### **RSER** Reset Source Enable Register

The reset source to the CPU can be selected using the RSER register. When writing '1' in the bit field of each reset source, the reset source event is transferred to the reset generator. When writing '0' in the bit field of each reset source, the reset source event is masked and does not generate the reset event.

#### **RSER=0x4000\_0018**





### **RSSR** Reset Source Status Register

The Reset Source Status register shows the reset source information when a reset event occurs. '1' indicates that a reset event exists and '0' indicates that a reset event does not exist for a given reset source.

When the reset source is found, writing '1' to the corresponding bit clears the reset status. This register is an 8-bit register.






## **PRER1 Peripheral Reset Enable Register 1**

The reset of each peripheral by an event reset can be masked with the help of user settings. The PRER1/PRER2 register controls enabling of the event reset. If the corresponding bit is '1', the peripheral corresponding to this bit accepts the reset event. Otherwise, the peripheral is protected from the reset event and maintains its current operation.









## **PRER2** Peripheral Reset Enable Register 2

Peripheral Reset Enable Register 2 is a 32-bit register.



## PER1 Peripheral Enable Register 1

To use a peripheral unit, it should be activated by writing '1' to the corresponding bit in the PER1/PER2 register. Prior to activation, the peripheral stays in reset state.

All the peripherals are enabled by default. To disable the peripheral unit, write '0' to the corresponding bit in the PER1/PER2 register, after which the peripheral enters the reset state.







## **PER2** Peripheral Enable Register 2

Peripheral Enable Register 2 is a 32-bit register.





## **PCER1** Peripheral Clock Enable Register 1

To use a peripheral unit, its clock should be activated by writing '1' to the corresponding bit in the PCER1/PCER2 register. The peripheral does not operate accurately if its clock is not enabled.

To stop the clock of the peripheral unit, write '0' to the corresponding bit in the PCER1/PCER2 register.









## **PCER2** Peripheral Clock Enable Register 2

To use a peripheral unit, its clock should be activated by writing '1' to the corresponding bit in the PCER1/PCER2 register.



## **CSCR Clock Source Control Register**

The Z32F0642 MCU has multiple clock sources to generate internal operating clocks. Each clock source can be controlled by the CSCR register. This register is an 8-bit register.



**CSCR=0x4000\_0040** 



## **6 SCCR System Clock Control Register**

Select the system clock source in SCCR and the selected clock source becomes MCLK. Before changing the clock, clock sources have to be enabled in the CSCR register and oscillating*.*



Note: When changing MCLKSEL, both clock sources should be enabled and stable.

For example, both HSI and MOSC should be enabled and stable, otherwise the chip will malfunction.



## **CMR** Clock Monitoring Register

The clock can be monitored by LSI for security purposes. The Clock Monitoring register is a 16-bit register.





## **NMIR NMI Control Register**

The NMI Control register s the non-maskable interrupt configuration register which can be set by software. There are five sources for the Non-maskable Interrupt events. This register provides the ability to enable and check the status of the source of the interrupt.

Write access key is required 0xA32C on NMIR [31:16] when writing to this register.

### **NMIR=0x4000\_004C**







## **COR** Clock Output Register

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. To use the CLKO output function, it should be set as CLKO that has output mode in Pin Mux. The Clock Output register is an 8-bit register.





## VDCCON VDC Control Register

The on-chip VDC Control register selects Stop mode operation for VDC and warm up count delay. The STOPSEL bit can be written when writing '1' to the VDCME bit simultaneously. The VDCWDLY value can be written by writing '1' to the VDCDE bit simultaneously. To change the VDCCON register value, it has to enter TRIM mode.

### **VDCCON=0x4000\_0064**





CAUTION! You must not set the reserved bit fields.

Note: To enter TRIM mode to change the VDCCON value:

FM->MR=0xa5;

FM->MR=0x5a; // TRIM mode enter

 SCU->VDCCON = (1UL<<31) | (1UL<<25); // set VDC STOP MODE 2 FM->MR=0; // TRIM mode exit



## **LVDCON** LVD Control Register

The on-chip Low Voltage Detector Control register is a 32-bit register.





## $\overline{H}$ **SIOSCTRIM** High Speed Internal OSC Trim Register

The High Speed Internal Oscillator Trim register for enabling/disabling self-calibration is a 32-bit register.



CAUTION! You must not set the reserved bit field.

Note: All trim bits are writable when trim mode is enabled

FM->MR=0xa5;

FM->MR=0x5a; // TRIM mode enter … // change HSIOSCTRIM value

FM->MR=0; // TRIM mode exit



## **BISCCON** Built-in Self Calibration Control Register

This register provides the comparison counts between the internal oscillator and the external oscillator for self calibration. The calculation for the value is:

INTOSC\_COMP = (updateperiod / 1/desired clock frequency) - 1 XTAL\_COMP = (updateperiod/1/XTAL frequency) - 1

In the above equations, *updateperiod* is the number of clocks of the internal oscillator to compare with XTAL clocks. Depending on the speed, this value is typically around 10 uS.

This register is a 32-bit register.



<span id="page-48-0"></span>Calibration supports the configurations in [Table 4-6.](#page-48-0)

Table 4-6 BISC Count Value

<b>XTAL FREQ</b>	TARGET FREQ	<b>UPDATE PERIOOD</b>	XTAL COMP	INTOSC_COMP
<b>MHz</b>	<b>MHz</b>	Nano Sec	Count Value	Count Value
10	40	10.000	99	399
8	40	1,000,000	7999	39999
6	40	10,000	59	399

**36 35 ( / ,0,1\$5 <** 



## EMOSCR **External Main Oscillator Control Register**

External main crystal oscillator has two characteristics. For the noise immunity, NMOS amp type is recommended and for the low power characteristic, INV amp type is recommended. This register is a 16-bit register.



## **EMODR External Mode Status Register**

The External Mode Status register shows the external mode pin status while booting. This register is an 8-bit register.

### **EMODR=0x4000\_0084**





## **DBCLK1Debounce Clock Control Register 1**

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PxDCSEL bits and PxDDIV bits of MCCR4 are used as PORT debounce clock sources. This register is a 32-bit register.





## **DBCLK2Debounce Clock Control Register 2**

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PxDCSEL bits and PxDDIV bits of MCCR5 are used as PORT debounce clock sources. This register is a 32-bit register.





## **MCCR1 Miscellaneous Clock Control Register 1**

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. STCSEL bits and STCDIV bits of MCCR1 are used as SYSTICK external clock sources. This register is a 32-bit register.



## **MCCR2 Miscellaneous Clock Control Register 2**

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. PWMCSEL bits and PWMDIV bits of MCCR2 are used as MPWM clock sources. If it is used as MPWM, it must set this register. This register is a 32-bit register.





## **MCCR3 Miscellaneous Clock Control Register 3**

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. TIMERCSEL bits and TIMERDIV bits of MCCR3 are used as TIMER external clock sources. WDTCSEL bits and WDTDIV bits of MCCR3 are used as WDT external clock sources. This register is a 32-bit register.







## **MCCR4 Miscellaneous Clock Control Register 4**

The Z32F0642 MCU can drive the clock from an internal MCLK clock with a dedicated post divider. ADCCSEL bits and ADCDIV bits of MCCR4 are used as ADC external clock sources. UARTCSEL bits and UARTDIV bits of MCCR4 are used as UART clock sources. If it is used as UART, this register must be set.







## **Functional Description**

## **Clock Configuration**

To configure the clock, see [Clock Configuration Procedure.](#page-22-0)

## **Configure Clock Out for Monitoring Actual Clock Output**

Use the following procedure to configure clock out for monitoring actual clock output:

- 1. Enable the Port C peripheral and clock in the SCU PER1 and PCER1 registers.
- 2. Unlock the Port Controller using the PORTEN register as defined in Port Control Unit (PCU).
- 3. Enable the Alternative function 01b for pin 9 on PORT C through the PCC\_MR register.
- 4. Set the Pin type for pin 9 on Port C to output (00b).
- 5. Lock the Port Controller by writing any value to the PORTEN register.
- 6. Set bit 4 of the Clock Output Register (COR) register to enable the output.
- 7. Configure CLKODIV to the desired output divider.

## **Built-in Self Calibration**



The self-calibration block has a 4-fine trim value which is configurable. The calibration value is changed until the frequency of INTOSC crosses the target frequency level. 8 steps up trim and 8 steps down trim are available with a 0.7% difference in each step.

The update period is decided by the reference clock counter value.

When the BISC function is enabled, the factory calibration value is replaced by the self-calibration value. A minimum of 8 times the update period is required before changing the system clock to the INTOSC clock.





# 5. Port Control Unit (PCU)

## **Overview**

Port Control Unit (PCU) controls the external I/Os in the following manner:

- Sets pin function mux
- Sets external signal directions of each pin
- Sets interrupt trigger mode for each pin
- Sets internal pull-up register control and open drain control

[Figure 5-1](#page-56-0) shows a block diagram of the PCU.

<span id="page-56-0"></span>

**Figure 5-1 Block Diagram** 





Figure 5-2 I/O Port Block Diagram (ADC and External Oscillator Pins)



**Figure 5-3 I/O Port Block Diagram (General I/O Pins)** 



# **Pin Multiplexing**

<span id="page-58-0"></span>GPIO pins have alternative function pins. [Table 5-1](#page-58-0) shows pin multiplexing information.



### **Table 5-1 GPIO Alternative Function**

(\*) indicates default pin setting

 $(2)$  indicates secondary port



## **Registers**

The base address of the PCU block is 0x4000\_1000.

Register access is globally masked by the PORTEN register. To change register values except the PORTEN register, enable port access in advance.





Table 5-2 Base Address of Each Port Control





### Table 5-3 PCU Register Map



## **PCA.MR** PORT A Pin MUX Register

This is the PA Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.









## **PCB.MR** PORT B Pin MUX Register

This is the PB Port mode select register. This register must be set properly before using the port.to ensure it functions correctly.









## **PCC.MR PORT C Pin MUX Register**

This is the PC Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.









### **PCD.MR** PORT D Pin MUX Register

This is the PD Port mode selection register. This register must be set properly before using the port to ensure it functions correctly.







## PCn.CR PORT n Pin Control Register (Except for PCC.CR)

This register is used for input or output control of each port pin. Each pin can be configured as input pin, output pin, or open-drain pin.

**PCA.CR=0x4000\_1004, PCB.CR=0x4000\_1104, PCD.CR=0x4000\_1304** 

$\begin{array}{ccccccccccccc} \, 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \end{array}$																														
P <sub>15</sub>	P <sub>14</sub>		<b>P13</b>						P12 P11 P10 P9 P8 P7 P6 P5 P4 P3 P2 P1																				<b>P0</b>	
																									11		11			
<b>RW</b>		<b>RW</b>	<b>RW</b>			RW		RW	RW			<b>RW</b>		<b>RW</b>	<b>RW</b>			RW		<b>RW</b>		RW		RW	<b>RW</b>			<b>RW</b>	RW	





**PCC.CR=0x4000\_1204** 



## **PCC.CR PORT C Pin Control Register**

This register is used for input or output control of each port pin. Each pin can be configured as input pin, output pin, or open-drain pin.





## PCn.PCR **3 2 2008** PORT n Pull-up Resistor Control Register (Except for PCC.PCR)

Every pin in the port has on-chip pull-up resistors which can be configured by the PCn.PCR registers.







## PCC.PCR PORT C Pull-up Resistor Control Register

Every pin in the port has on-chip pull-up resistors which can be configured by the PCC.PCR registers.



## **PCn.DER** PORT n Debounce Enable Register

Every pin in the port has a digital debounce filter which can be configured by the PCn.DER registers.



## **PCn.IER PORT n Interrupt Enable Register**

The entire pin can be an external interrupt source. The trigger interrupt and level trigger interrupt are supported. The Interrupt mode can be configured by setting the PCn.IER registers.









## **PCn.ISR PORT n Interrupt Status Register**

When an interrupt is delivered to the CPU, the interrupt status can be detected by reading the PCn.ISR register. The PCn.ISR register reports the interrupt source pin and type of interrupt.







## **PCn.ICRPORT n Interrupt Control Register**

This is the Interrupt Mode Control register.









## **225 YORTEN** Port Access Enable

The Port Access Enable (PORTEN) registers enable register-writing permissions for all PCU registers.

### **PORTEN=0x4000\_1FF0**





## **Functional Description**



**Figure 5-4 Functional Block Diagram** 

When the input functions of I/O port are used by the Pin Control register, the output function of I/O port is disabled. The Port function differs according to the the Pin Mux register.

The Input Data register captures the data present on the I/O pin or debounced input data at every GPIO clock cycle.



When the debounce functions of input data are used by the Debounce Enable register, the external input data is captured by the Debounce CLK.

- If CNT Value is "01", Debounced Input Data is "1"
- If CNT Value is "10", Debounced Input Data is "0"

It is possible to change the Debounce CLK of each port group used by the MCCR4~5 register.



Figure 5-5. Debounce Logic







# 6. General Purpose I/O (GPIO)

## **Overview**

Most pins except dedicated function pins can be used as general I/O ports. General input/output ports are controlled by the GPIO block.

- Output signal level (H/L) select
- Read Input signal level



Figure 6-1 Block Diagram

## **Pin Description**









## **Registers**

<span id="page-71-0"></span>The base address of GPIO is 0x4000\_2000 and the register map is described in [Table 6-2](#page-71-0) and [Table 6-3.](#page-71-1)



### Table 6-2 Base Address of Each Port

### Table 6-3 GPIO Register Map

<span id="page-71-1"></span>

## **Pn.ODR PORT n Output Data Register**

When the pin is set as output and GPIO mode, the pin output level is defined by the Pn.ODR registers.



## Pn.IDR PORT n Input Data Register

Each pin level status can be read in the Pn.IDR register. Even if the pin is in alternative mode except analog mode, the pin level can be detected in the Pn.IDR register.




**PA.BSR=0x4000\_2008, PB.BSR=0x4000\_2108** 

### **Pn.BSR PORT n Bit Set Register**

Pn.BSR is a register for controlling each bit of the Pn.ODR register. Writing a '1' into the specific bit will set a corresponding bit of Pn.ODR to '1'. Writing '0' in this register has no effect.



### **Pn.BCR PORT n Bit Clear Register**

Pn.BCR is a register for controlling each bit of the Pn.ODR register. Writing a '1' into the specific bit will set a corresponding bit of Pn.ODR to '0'. Writing '0' in this register has no effect.





# **Functional Description**



**Figure 6-2 Functional Block Diagram** 

When configured as output, the value written to the GPIO Output Data register is output on the I/O Pin.

When setting the Bit Set register, the GPIO Output Data register sets the High. When setting the Bit Clr register, the GPIO Output Data register sets the Low.

The Input Data register captures the data present on the I/O pin or Debounced input data at every GPIO clock cycle.



# **7. Flash Memory Controller**

# **Overview**

The Flash Memory Controller is an internal Flash memory interface controller with the following features:

- 64/32 KB Flash memory with protection bits
- 32 word length program or erase at a time
- Bulk erase for 64/32 KB memory at a time
- 32 word size OTP area
- 50 ns Flash access read time
- 0-wait (under 20 MHz), 1-wait, 2-wait, and pre-fetch (read acceleration) access support
- Uses internal 40 MHz OSC clock for Erase/Program timing control



**Figure 7-1 Block Diagram** 



# **Registers**

<span id="page-75-0"></span>The base address of the Flash Memory Controller is listed in [Table 7-1.](#page-75-0)

### Table 7-1 Flash Memory Controller Base Address



<span id="page-75-1"></span>[Table 7-2](#page-75-1) shows the Register memory map.







# **FM.MR Flash Memory Mode Register**

This is an internal 32-bit Flash memory mode register.





# **FM.CR Flash Memory Control Register**

This is an internal Flash memory control register. FM.CR[17:0] bits can be accessed while Flash mode entry is activated. FMCR[31:28] bits can be accessed in Trim mode.







### FM.AR Flash Memory Address Register

This is an internal Flash memory program, erase address register.



### **FM.DR Flash Memory Data Register**

This is an internal Flash memory program data register.



### **FM.TMR Flash Memory Timer Register**

This is an internal Flash memory timer value register (18-bit). The Erase/Program timer runs up to {TMR[17:0]}.





### **FM.DIRTY** Flash Memory Dirty Bit Register

FMDRTY is the internal Flash memory dirty bit clear register.



### **FM.TICKFlash Memory Tick Timer Register**

This is an internal Flash memory tick timer register.

**FM.TICK=0x4000\_011C** 



## **FM.CRC Flash CRC Check Register**

FMCRC is the CRC value resulting from read accesses on internal Flash memory.





# **FM.CFG Flash Memory Configuration Register**

This is an internal Flash memory Configuration register. This register has the same address as the FMTRIM0 register.





### **FM.HWID** Flash Hardware ID Register

The Flash Hardware ID register is a 32-bit read-only register for correct size information.



### **BOOTCR Boot ROM Remap Clear Register**

The Boot ROM remap clear register is an 8-bit register.



Note) SREMAP bit can be writable when AMBA mode is enabled





**FM.RPROT=0x4000\_017C** 

### **FM.WPROT** Flash Memory Write Protection Register

This is an internal Flash memory write protection register. This register is updated from the OTP area of Flash during boot sequence; users cannot write to this register or clear any bit directly.



### FM.RPROT Flash Memory Read Protection Register

This is an internal Flash memory read protection register. This register is updated from the OTP area of Flash during boot sequence; therefore, users cannot write to or clear any bit directly.









# **Functional Description**

The Flash memory controller is an internal Flash memory interface controller which primarily controls the programming of Flash memory and preparing read data to be requested from the bus.

### **Flash Organization**

The 64 Kbytes code Flash memory consists of 512 pages which have a uniform 128 byte page size. The Flash controller allows reading or writing of Flash memory data. This memory is located at 0x0000\_0000 address on the system memory map. The system expects the code to be executed on boot to be located at address 0x0000 0000. There is no ability to change this address on the Cortex M0.

### **Flash Read Operation**

The Flash data read operation is requested from the bus. The Flash controller responds to the request. The wait time should be correctly defined because the bus speed is usually faster than the Flash data access time. The Flash data access time is 20 Mhz on the Z32F0642 device.

### **Flash Program Operation**

Erase and Program access of Flash memory is available only in Flash mode. Once in Flash mode, Flash cannot be read normally; therefore, self-programming is not supported. The Flash program erase operations must be performed by the execution program in SRAM memory.

For every erase operation, a pre-program operation MUST be performed first, to prevent over-erase of Flash memory cells. Programming and erase operations use the 40 Mhz internal oscillator, so the HSI internal oscillator must be enabled and selected.

Erase operations can be either a page (32 words) or the entire chip. Programming can be a single word or a page.

### **Flash Erase and Program Examples**

To erase a sector:

- A. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FMMR)
- B. Set PMODE bit first
- C. Wait until IDLE bit of FM.MR register becomes "1"
- D. Set target Page address in FM.AR
- E. Set FM.TMR register to be 0.5ms operation (based on 40MHz Int OSC clock)
- F. set PPGM, WE, PGM bits of FMCR
- G. Wait until IDLE bit of FM.MR register become "1" after pre-program
- H. Clear WE, PGM bits of FMCR
- I. Wait 5us
- J. Clear PPGM bit of FM.CR
- K. Wait 30us before returning to normal operation
- L. Clear PMODE bit of FM.CR
- M. Clear Flash mode (write 0x00 into FM.MR)
- N. Insert at least 2 NOPs, and return to normal operation
- O. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FM.MR)
- P. Set PMODE bit first



- Q. Wait until IDLE bit of FM.MR register becomes "1"
- R. Set FM.TMR register to be 2.5ms operation (based on 40 MHz Int OSC clock)
- S. Set target Page address in FM.AR
- T. set WE, ERS bits of FM.CR
- U. Wait until IDLE bit of FM.MR register become "1" after erase
- V. Clear WE, ERS bits of FM.CR
- W. Wait 30us before returning to normal operation
- X. Clear PMODE bit of FM.CR
- Y. Clear Flash mode (write 0x00 into FM.MR)
- Z. Insert at least 2 NOPs, and return to normal operation

To Program a page (after erase):

- A. Flash mode enable to write FM.CR register (write 0x5A and then write 0xA5 into FM.MR)
- B. Set PMODE bit first
- C. Wait until IDLE bit of FM.MR register becomes "1"
- D. Set PBR bit of FM.CR and clear PBR bit of FM.CR(page buffer reset)
- E. Set target Page address in FM.AR
- F. Set PBLD bit of FM.CR to load data into page buffer
- G. Write word(32-bit) data into FM.DR (max 32 words), address increased automatically based on word address
- H. Clear PBLD bits of FM.CR
- I. Set target Page address in FM.AR again
- J. Set FM.TMR register to be 2.5ms operation (based on 40MHz Int OSC clock)
- K. Set WE, PGM bits of FM.CR
- L. Wait until IDLE bit of FM.MR register become "1" after program
- M. Clear WE, PGM bits of FM.CR
- N. Wait 30us before returning to normal operation
- O. Clear PMODE bits of FM.CR
- P. Clear Flash mode (write 0x00 into FM.MR)
- Q. Insert at least 2 NOPs, and return to normal operation

# <span id="page-85-0"></span>8. Internal SRAM

# **Overview**

The Z32F0642 MCU has a block of 0-wait on-chip SRAM. The size of SRAM is 4KB. The SRAM base address is 0x2000\_0000.

The SRAM memory area is usually used for data memory and stack memory. Sometimes the code is dumped into the SRAM memory for fast operation or Flash erase/program operation.

This device does support memory remap strategy to remap memory to 0x00000000–0x00000FFF. Flash memory can be accessed at 0x30000000 when SRAM is remapped. To remap the SRAM, set the SREMAP bit in the FM->BOOTCR register.



# <span id="page-86-0"></span>9. Watch-Dog Timer (WDT)

# **Overview**

The Watchdog timer can monitor the system and generate an interrupt or a reset. It has a 32-bit down-counter.

- 32-bit down counter (WDT.CNT)
- Select reset or periodic interrupt
- Count clock selection
- Dedicated pre-scaler
- Watchdog underflow output signal



Figure 9-1 WDT Block Diagram

# **Registers**

The base address of watchdog timer is 0x4000 0200 and the register map is described in [Table 9-2.](#page-86-1) Initial watchdog time-out period is set to 2,000-miliseconds.







<span id="page-86-1"></span>





### **WDT.LR Watchdog Timer Load Register**

0

The WDTLR register is used to update the WDTCNT register. To update the WDTCNT register, the WDTEN bit of WDTCON should be set to '1' and written to the WDTLR register with a target value of WDTCNT. At least 5 WDT clocks are required to update WDTLR to WDTCNT. The WDT external clock source is controlled by WDTCSEL and WDTDIV in MCCR3.

### **WDT.LR=0x4000\_0200**



### WDT.CNT Watchdog Timer Current Counter Register

The WDTCNT register represents the current count value of the 32-bit down counter .When the counter value reaches 0, the interrupt or reset is started.

### **WDT.CNT=0x4000\_0204**



32-bit down counter will run from the written value.



# WDT.CON Watchdog Timer Control Register

The WDT module should be configured properly before running. When the target purpose is defined, WDT can be configured in the WDTCON register.





**26 13 13 13 14 15 15 16 17 18 17 18 17 18 17 18 17 18 17 18 17 18 17 18 17 18 17 18 17 18 18 18 18 18 18 18 1** 

# **Functional Description**

The watchdog timer count can be enabled by setting WDTEN (WDT.CON[4]) to '1'. As the watchdog timer is enabled, the down counter starts counting from the Load Value. If WDTRE (WDT.CON[6]) is set as '1', WDT reset will be asserted when the WDT counter value reaches '0' (underflow event) from the WDT.LR value. Before the WDT counter goes down to 0, the software can write a certain value to the WDT.LR register to reload the WDT counter.

### **Timing Diagram**



Figure 9-2 Timing Diagram in Interrupt Mode Operation when WDT Clock is External Clock

In WDT interrupt mode, after WDT underflow occurs, a certain count value is reloaded to prevent the next WDT interrupt in a short time period and this reloading action can only be activated when the watchdog timer counter is set to be in Interrupt mode (set WDTIE of WDT.CON). It takes up to 5 cycles from the Load value to the CNT value. The WDT interrupt signal and CNT value data might be delayed by a maximum of 2 system bus clocks in synchronous logic.

### **Prescale Table**

The WDT includes a 32-bit down counter with programmable pre-scaler to define different time-out intervals.

The clock sources of the watchdog timer include the peripheral clock (PCLK) or one of five external clock sources. An external clock source can be enabled by setting CKSEL (WDT.CON[3]) to '1'. The external clock source is chosen in the MCCR3 register of the SCU (system control unit) block.

To make the WDT counter base clock, users can control 3-bit pre-scaler WPRS [2:0] in the WDT.CON register and the maximum pre-scaled value is "clock source frequency/256". The pre-scaled WDT counter clock frequency values are listed in following table.

### *Selectable clock source (40 kHz ~ 16 MHz) and the time out interval when 1 count Time out period = {(Load Value) \* (1/pre-scaled WDT counter clock frequency) + max 5Text} + max 4Tclk*

\*Time out period (time out period from load Value to interrupt set '1')





# Table 9-3 Pre-scaled WDT Counter Clock Frequency



# <span id="page-91-0"></span>10. 16-Bit Timer

# **Overview**

The timer block consists of 4 channels of 16-bit general purpose timers. These timers have an independent 16-bit counter and dedicated prescaler feed counting clock. They can support periodic timer, PWM pulse, oneshot timer, and Capture mode. They can be synchronized together.

An additional optional free-run timer is provided. The main purpose of this timer is a periodical tick timer or a wake-up source.

- 16-bit up-counter
- Periodic timer mode
- One-shot timer mode
- PWM pulse mode
- Capture mode
- 10-bit prescaler
- Synchronous start and clear function

[Figure 10-1](#page-91-1) shows the block diagram of a unit timer block.



### <span id="page-91-1"></span>Figure 10-1 Block Diagram



# **Pin Description**

Table 10-1 External Pin



# **Registers**

<span id="page-92-0"></span>The base address of the timer is 0x4000\_3000 and the register map is described in [Table 10-2](#page-92-0) and [Table 10-3.](#page-92-1)

Table 10-2 Base Address of Each Channel



### Table 10-3 Timer Register Map

<span id="page-92-1"></span>



### **Tn.CR1Timer n Control Register 1**

The Timer Control register 1 is a16-bit register.

The Timer module should be correctly configured before running. When the target purpose is defined, the timer can be configured in the Tn.CR1 register. After configuring this register, you can start or stop the timer function using the Tn.CR2 register.

**T0.CR1=0x4000\_3000, T1.CR1=0x4000\_3020 T2.CR1=0x4000\_3040, T3.CR1=0x4000\_3060** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SSYNC	ပ z CSγ	<b>ONU</b>	<b>OUTPOL</b>				TRGEN ں ă	- ≧ <b>STARTI</b>		<b>CKSEL</b>			CLRMD		<b>MODE</b>	
0	0	0	0	0	0	0	0	0	000		00		00			
<b>RW</b>	<b>RW</b>	<b>RW</b>	<b>RW</b>				<b>RW</b>			<b>RW</b>			<b>RW</b>		<b>RW</b>	





### **Tn.CR2Timer n Control Register 2**

Timer Control Register 2 is an 8-bit register.





Note: It is recommended to start timer with TCLR bit set to '1'.

# **Tn.PRS Timer n Prescaler Register**

The Timer Prescaler register is a 16-bit register to prescale the counter input clock.

**T0.PRS=0x4000\_3008, T1.PRS=0x4000\_3028 T2.PRS =0x4000\_3048, T3.PRS=0x4000\_3068** 





### **Tn.GRA Timer n General Register A**

The Timer General Register A is a 16-bit register.

### **T0.GRA=0x4000\_300C, T1.GRA=0x4000\_302C T2.GRA =0x4000\_304C, T3.GRA=0x4000\_306C**



### **Tn.GRB Timer n General Register B**

The Timer General Register B is 16-bit register.

### **T0.GRB=0x4000\_3010, T1.GRB=0x4000\_3030 T2.GRB=0x4000\_3050, T3.GRB=0x4000\_3070**





# **Tn.CNT Timer n Count Register**

The Timer Count register is a 16-bit register.



**T0.SR=0x4000\_3018, T1.SR=0x4000\_3038** 



# **Tn.SR** Timer n Status Register

The Timer Status register is an 8-bit register. This register indicates the current status of the timer module.





### **Tn.IER Timer n Interrupt Enable Register**

The Timer Interrupt Enable register is an 8-bit register.

Each status flag of the timer block can issue the interrupt. To enable the interrupt, write '1' in the corresponding bit in the Tn.IER register.

> **T0.IER=0x4000\_301C, T1.IER=0x4000\_303C T2.IER=0x4000\_305C, T3.IER=0x4000\_307C**





# **Functional Description**

### **Timer Basic Operation**

TMCLK in [Figure 10-2](#page-98-0) is a reference clock for operation of the timer. This clock is divided by the prescaler setting for the counting clock to work. [Figure 10-2](#page-98-0) shows the starting point of the counter and the ending of the period point of the counter in normal periodic mode.



**Figure 10-2 Basic Start and Match Operation** 

<span id="page-98-0"></span>The period of timer count can be calculated using the following equation:

*The period = TMCLK Period \* Tn.GRB value. Match A interrupt time = TMCLK Period \* Tn.GRA value.* 



If the Tn.CR1.UAO bit is '0', the Tn.CR2.TCLR command will initialize all the registers in the timer block and load the GRA and GRB value into the Data0 and Data1 buffer. When you change the timer setting and restart the timer with the new setting, it is recommended that you write the Tn.CR2.TCLR command before the Tn.CR2.TEN command.

The update timing of the Data0 and Data1 buffers in dynamic operation is different in each operating mode and depends on the Tn.CR1.UAO bit.

### **Normal Periodic Mode**

[Figure 10-3](#page-99-0) shows the timing diagram in normal periodic mode. The Tn.GRB value decides the timer period. One more comparison point is provided with the Tn.GRA register value.



### **Figure 10-3 Normal Periodic Mode Operation**

<span id="page-99-0"></span>The period of timer count can be calculated using the following equation:

### *The period = TMCLK Period \* Tn.GRB value. Match A interrupt time = TMCLK Period \* Tn.GRA value.*

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into the internal compare data buffer 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation will load the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal comparison data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated.

The TnIO output signal will be toggled at every Match A condition. If the Tn.GRA is 0 value, the TnIO output does not change its previous level. If Tn.GRA is the same as Tn.GRB, the TnIO output will toggle at the same time as the counter start time. The initial level of the TnIO signal is decided by the Tn.CR1.STARTLVL value.



### **2** One Shot Mode

[Figure 10-4](#page-100-0) shows the timing diagram in one shot mode. The Tn.GRB value decides the one shot period. An additional comparison point is provided with Tn.GRA register value.



**Figure 10-4 One Shot Mode Operation** 

<span id="page-100-0"></span>The period of one shot count can be calculated using the following equation:

### *The period = TMCLK Period \* Tn.GRB value Match A interrupt time = TMCLK Period \* Tn.GRA value*

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into internal compare data buffers 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation loads the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal compare data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated. The TnIO output signal format is the same as PWM mode. The Tn.GRB value defines the output pulse period and the Tn.GRA value defines the pulse width of one shot pulse.



### **PWM Timer Output Examples**

[Figure 10-5](#page-101-0) shows the timing diagram in PWM output mode. The Tn.GRB value decides the PWM pulse period. An additional comparison point is provided with the Tn.GRA register value which defines the pulse width of PWM output.



**Figure 10-5 PWM Output Example** 

<span id="page-101-0"></span>The period of PWM pulse can be calculated using the following equation:

### *The period = TMCLK Period \* Tn.GRB value. Match A interrupt time = TMCLK Period \* Tn.GRA value.*

If Tn.GRB = 0, the timer cannot be started even if Tn.CR2.TEN is "1" because the period is "0".

The value in Tn.GRA and Tn.GRB is loaded into internal compare data buffers 0 and 1 when the loading condition occurs. In this periodic mode with Tn.CR1.UAO =0, the Tn.CR2.TCLR write operation loads the data buffer and the next GRB match event will load the data buffer.

When Tn.CR1.UAO is 1, the internal compare data buffer is updated whenever the Tn.GRA or Tn.GRB data is updated. The TnIO output signal generates a PWM pulse. The Tn.GRB value defines the output pulse period and the Tn.GRA value defines the pulse width of one shot pulse. The active level of PWM pulse can be controlled by the Tn.CR1.STARTLVL bit value.

ADC Trigger generation is available at Match A interrupt time.



# **PWM Synchronization Function**

Two PWM outputs are usually used as synchronous PWM signal control. This function is provided with synchronous start function. [Figure 10-6](#page-102-0) shows the synchronous PWM generation function.



**Figure 10-6 A Example of Timer Synchronization Function (SSYNC= 1)** 

<span id="page-102-0"></span>

**Figure 10-7 An Example of Timer Synchronization Function (CSYNC="1")** 



The Tn.CR1.SSYNC bit controls start synchronization with other timer blocks. The Tn.CR1.CSYCN bit controls clear synchronization with other timer blocks. This bit is only effective if there are at least 2 additional timers with the sync control bits set.

For example, timer0 and timer1 set the SSYNC and CCSYNC bits in each CR1 register; both timers start when one of them is enabled. Both timers will be cleared with a short period match value. However, others are not affected by these 2 timers, and they can be operated independently because their SYNC control bit is 0.

### **Capture Mode**

[Figure 10-8](#page-103-0) shows the timing diagram in Capture mode operation. The TnIO input signal is used for capture pulse. The rising and falling edges can capture the counter value in each capture condition.



**Figure 10-8 Capture Mode Timing Diagram** 

<span id="page-103-0"></span>A 5 PCLK clock cycle is required internally. Therefore, the actual capture point is after 5 PCLK clock cycles from the rising or falling edge of the TnIO input signal.

The internal counter can be cleared in various modes. The Tn.CR1.CLRMD field controls the counter clear mode. Rising edge clear mode, falling edge clear mode, both edges clear mode and no clear mode are supported.

[Figure 10-8](#page-103-0) shows an instance of rising edge clear mode.

### **ADC Trigger Function**

The Timer module can generate ADC start trigger signals. One timer can be one trigger source of the ADC block. Trigger source control is accomplished by the ADC control register. [Figure 10-9](#page-104-0) shows the ADC trigger function.

The conversion rate must be shorter than the timer period to prevent occurrence of an overrun situation. ADC acknowledge is not required because the trigger signal will be cleared automatically after 3 PCLK clock pulses.





<span id="page-104-0"></span>**Figure 10-9 ADC Trigger Function Timing Diagram** 





# 11. Free Run Timer (FRT)

# **Overview**

The FRT block is a 32-bit Free Run Timer. It can be used in Power-down Mode.

- 32-bit up-counter with SOSC, MOSC, LSI
- Matched Interrupt



**Figure 11-1 FRT Block Diagram** 

# **Registers**

<span id="page-105-0"></span>The base address of FRT is 0x4000\_0600 and the register map is described in [Table 11-1](#page-105-0) and [Table 11-2.](#page-106-0)

Table 11-1 Base Address of Channel



### Table 11-2 FRT Register Map

<span id="page-106-0"></span>

# FRT.MR FRT Mode Register

FRT is a 32-bit up counter. It can be used in Power Down mode when using SUB OSC. The SUB OSC clock is directly connected to FRT. This is an 8-bit register.









### **FRT.CR FRT Control Register**

The FRT Control Register is an 8-bit register.



# FRT.PER FRT Period Match Register

The FRT Period Match Register is a 32-bit register.

### **FRT.PER=0x4000\_0608**




# FRT.CNT FRT Counter Register

The FRT Counter Register is a 32-bit register.



# **FRT.SRFRT Status Register**

The FRT Status Register is an 8-bit register.

**FRT.SR=0x4000\_0610** 









# **Functional Description**

The Free Run Timer has two types of interrupts – overflow and match interrupts.

### **Match Interrupt Operation**

The match interrupt timing diagram is shown in [Figure 11-2.](#page-109-0) FRT.MR.MIE should be set as '1' for using the match-interrupt.

The FRT clock starts the FRT counter after FRT.CR.EN is '1'. Interrupt and wakeup signals occur when the counter is matched with the value of FRT.PER. The 'interrupt' signal might be delayed by a maximum of 2 system clocks and the 'wakeup' signal might be delayed by a maximum of  $(1 \text{ c} \text{lk} + 2 \text{ frt} \text{ c} \text{lk})$ .



Figure 11-2 Match Interrupt Operation Timing Diagram

## <span id="page-109-0"></span>**2YHIORY Interrupt Operation**

The overflow interrupt timing diagram is shown in [Figure 11-3.](#page-109-1) The overflow-interrupt operation is similar to the match interrupt operation. The overflow interrupt is started to set when the FRT counter matches 0xFFFFFFFF.



<span id="page-109-1"></span>Figure 11-3 Timing Diagram in Overflow Interrupt Operation



# **12. Universal Asynchronous** Receiver/Transmitter (UART)

# **Overview**

2-channel Universal Asynchronous Receiver/Transmitter (UART) modules are provided. The UART operation status including error status can be read from status register. The prescaler, which generates proper baud rate, exists for each UART channel. The prescaler can divide the UART clock source which is PCLK, from 1 to 65535. The baud rate is generated by the clock which is internally divided by 16 of the prescaled clock and 8 bit precision clock tuning function.

Programmable interrupt generation function helps control communication via the UART channel.

- Compatible with 16450
- Standard asynchronous control bit (start, stop, and parity) configurable
- Programmable 16-bit fractional baud generator
- Programmable serial communication
	- 5-, 6-, 7,- or 8- bit data transfer
	- Even, odd, or no-parity bit insertion and detection
	- 1-, 1.5,- or 2-stop bit-insertion and detection
	- 16-bit baud rate generation with 8-bit fraction control
- Hardware inter-frame delay function
- Stop bit error detection
- Detail status register

Note: You must set the MCCR4 Register in the SCU before using the UART!





Figure 12-1 Block Diagram

# **Pin Description**

PIN NAME TYPE	<b>DESCRIPTION</b>
TXD0	UART Channel 0 transmit output
RXD <sub>0</sub>	UART Channel 0 receive input
TXD1	UART Channel 1 transmit output
RX <sub>D</sub> 1	UART Channel 1 receive input

Table 12-1 External Signal



# **Registers**

<span id="page-112-0"></span>The base address of UART is 0x4000\_8000 and the register map is described in [Table 12-2](#page-112-0) an[d Table 12-3.](#page-112-1)

Table 12-2 Base Address of Each Port

NA ME	<b>BASE ADDRESS</b>
IJΟ	0x4000 8000
l 11	0x4000 8100

#### Table 12-3 UART Register Map

<span id="page-112-1"></span>

# **Un.RBR Receive Buffer Register**

The UART Receive Buffer register is an 8-bit read-only register. Received data is read out from this register. The maximum length of data is 8 bits. The last data received will be maintained in this register until a new byte is received.



# **Un.THR Transmit Data Hold Register**

The UART Transmit Data Hold register is an 8-bit write-only register. The data for transmit can be stored in this register. But the write data cannot be read from this register. The data which is written in the Un.THR register will be transferred into the Transmit Shifter register whenever the Transmit Shifter register is empty.



# **Un.IER UART Interrupt Enable Register**

The UART Interrupt Enable register is an 8-bit register.



**U0.IER=0x4000\_8004, U1.IER=0x4000\_8104** 



## **Un.IIR UART Interrupt ID Register**

The UART Interrupt ID register is an 8-bit register.



The UART supports 3-priority interrupt generation and the Interrupt Source ID register shows one interrupt source which has the highest priority among pending interrupts. The priority is defined as:

- Receive line status interrupt
- Receive data ready interrupt/ Character timeout interrupt
- Transmit hold register empty interrupt



#### Table 12-4 Interrupt ID and Control

# **Un.LCR UART Line Control Register**

The UART Line Control register is an 8-bit register.

**U0.LCR=0x4000\_800C, U1.LCR=0x4000\_810C** 



Parity bit will be generated according to bit 3,4,5 of Un.LCR register. [Table 12-5](#page-116-0) shows the variation of parity bit generation.

**U0.DCR=0x4000\_8010, U1.DCR=0x4000\_8110** 

<span id="page-116-0"></span>

<b>STICKP</b>	PARITY	<b>PEN</b>	Parity
			No Parity
			<b>Odd Parity</b>
			Even Parity
			Force parity as "1"
			Force parity as "0"

Table 12-5 Interrupt ID and Control

# **Un.DCR UART Data Control Register**

The UART Data Control register is an 8-bit register. The inversion function of Tx or Rx data line, is controlled by this Un.DCR register. When the corresponding bit is set to 1, the data line of Tx or RX signal will be inverted.

**7 6 5 4 3 2 1 0 LBON RXINV TXINV 0 0 0 0 0 0 0 0 RW RW RW**  4 LBON Local loopback test mode enable 0 Normal mode 1 Local loopback mode (TxD connected to RxD internally) 3 RXINV Rx Data Inversion Selection 0 Normal RxData Input 1 Inverted RxData Input 2 TXINV Tx Data Inversion Selection 0 Normal TxData Output 1 Inverted TxData Output



**Figure 12-2 Data Inversion Control Diagram** 

# **Un.LSR UART Line Status Register**

The UART Line Status register is an 8-bit register.

**U0.LSR=0x4000\_8014, U1.LSR=0x4000\_8114** 





This register provides the status of data transfers between Transmitter and Receiver. Users can get the line status information from this register and can handle the next process. Bits 1,2,3,4 will raise the line status interrupt when the RLSIE bit in the Un.IEN register is set. Other bits can generate its interrupt when its interrupt enable bit in the Un.IEN register is set.

# **Un.BDR Baud Rate Divisor Latch Register**

The UART Baud Rate Divisor Latch register is a 16-bit register.

Note: Make sure the UART clock is set in MCCR4.



To establish communication with the UART channel, the baud rate should be set properly. The programmable baud rate generator is provided to give from 1 to 65535 divider number. The 16-bit divider register (UnBDR) should be written for the expected baud rate UART<sub>clock</sub> gets from MCCR4.

The baud rate calculation formula is shown in the following equation:

$$
BDR = \frac{UART_{clock}}{16 \times BaudRate}
$$

<span id="page-118-0"></span>For a UART<sub>clock</sub> speed of 40 MHz, the divider value and error rate is listed in [Table 12-6.](#page-118-0)



Table 12-6 Example of Baud Rate Calculation (without BFR)

**U0.BFR=0x4000\_8024, U1.BFR=0x4000\_8124** 

# **Un.BFR Baud Rate Fraction Counter Register**

The Baud Rate Fraction Counter register is an 8-bit register.



#### Table 12-7 Example of Baud Rate Calculation



 $FCNT = Float * 256$ 

The FCNT value is calculated using the equation above. For example, when the target baud rate is 4800 bps and UART<sub>clock</sub> is 40MHz, the BDR value is 520.8333. The integer number 520 should be the BDR value and the floating number 0.8333 will result in the FCNT value of 213, as shown below:

FCNT = 0.8333 \* 256 = 213.3333, so the FCNT value is 213.

The 8-bit fractional counter will count up by FCNT value every (baud rate)/16 periods and when the fractional counter overflows, the divisor value increments by 1. Therefore, this period will be compensated. In the next period, the divisor value will return to the original set value.



### **Un.IDTR Inter-frame Delay Time Register**

The UART Inter-frame Time register is an 8-bit register. A dummy delay can be inserted between two continuous transmits.



# **Functional Description**

The UART module is compatible with 16450 UART. Additionally, fractional baud rate compensation logic is provided. This module does not have an internal FIFO block. Therefore, data transfer will establish interactive support.

### **Receiver Sampling Timing**

The UART operates per the following timing:

If the falling edge is on the receive line, UART judges it as the start bit. From the start timing, UART oversamples 16 times of 1-bit and detects the bit value at the 7th sample of 16 samples.





**Figure 12-3 Sampling Timing of UART Receiver** 

Note: It is recommended to enable debounce settings in the PCU block to reinforce the immunity of external glitch noise.

### **Transmitter**

The transmitter's function is to transmit data. The start bit, data bits, optional parity bit, and stop bit are serially shifted, with the least significant bit first. The number of data bits is selected in the DLAN[1:0] field in the Un.LCR register.

The parity bit is set according to the PARITY and PEN bit field in the Un.LCR register. If the parity type is even, then the parity bit depends on the one bit sum of all data bits. For odd parity, the parity bit is the inverted sum of all data bits.

The number of stop bits is selected in the STOPBIT field in the Un.LCR register.

An example of transmit data format is shown in [Figure 12-4.](#page-121-0)

<span id="page-121-0"></span>

**Figure 12-4 Transmit Data Format Example** 



### **Inter-frame Delay Transmission**

The inter-frame delay function allows the transmitter to insert an Idle state on the TXD line between two characters. The width of the Idle state is defined in the WAITVAL field in the Un.IDTR register. When this field is set to 0, no time-delay is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted character during the number of bit periods defined in the WATIVAL field.



Figure 12-5 Inter-frame Delay Timing Diagram

### **Transmit Interrupt**

The transmit operation creates interrupt flags. When the Transmitter Holding register is empty, the THRE interrupt flag will be set. When the Transmitter Shifter register is empty, the TXE interrupt flag will be set. Users can select which interrupt timing is best for the application.



**Figure 12-6 Transmit Interrupt Timing Diagram** 



# <span id="page-123-0"></span>13. Serial Peripheral Interface (SPI)

# **Overview**

One-channel serial interface is provided for synchronous serial communications with external peripherals. The SPI block supports Master and Slave modes. Four signals are used for SPI communication – SS, SCK, MOSI, and MISO.

- Master or Slave operation
- Programmable clock polarity and phase
- 8, 9, 16, 17-bit wide transmit/receive register
- 8, 9, 16, 17-bit wide data frame
- Loop-back mode
- Programmable start, burst, and stop delay time



Figure 13-1 Block Diagram



# **Pin Description**

**Table 13-1 External Pins** 

<b>PIN NAME</b>	TYPE	<b>DESCRIPTION</b>
SS	I/O	SPI Slave select input / output
<b>SCK</b>	I/O	SPI Serial clock input / output
MOSI	I/O	SPI Serial data (Master output, Slave input)
<b>MISO</b>	I/O	SPI Serial data (Master input, Slave output)

# **Registers**

<span id="page-124-0"></span>The base address of SPI is 0x4000\_9000 and the register map is described in [Table 13-2](#page-124-0) and [Table 13-3.](#page-124-1)

#### Table 13-2 SPI Base Address



#### Table 13-3 SPI Register Map

<span id="page-124-1"></span>



### **6 3***.***7'5 6 3 ,7UDQVPLW'DWD5 HJLV WHU**

SP.TDR is a 17-bit read/write register. It contains serial transmit data.



### **SP.RDR SPI Receive Data Register**

SP.RDR is a 17-bit read/write register. It contains serial receive data.

#### **SP.RDR=0x4000\_9000**





# **6 3 P.CR SPI Control Register**

SP.CR is a 20-bit read/write register and can be set to configure SPI operation mode.







CPOL=0, CPHA=0 : data sampling at rising edge, data changing at falling edge CPOL=0, CPHA=1 : data sampling at falling edge, data changing at rising edge CPOL=1, CPHA=0 : data sampling at falling edge, data changing at rising edge

CPOL=1, CPHA=1 : data sampling at rising edge, data changing at falling edge



# **6 SP.SR SPIStatus Register**

SP.SR is a 10-bit read/write register. It contains the status of SPI interface.



# **6 3***.***%5 6 3,%DXG5 DWH5 HJLV WHU**

SP.BR is a 16-bit read/write register. The baud rate can be set by writing to the register.





**SP.LR=0x4000\_9014** 

# **6 3***.***( 1 6 3,( QDEOH5 HJLV WHU**

SP.EN is a bit read/write register. It contains the SPI enable bit.



# **6 3***.***/5 6 3,'HOD\/ HQJ WK5 HJLV WHU**

SP.LR is a 24-bit read/write register. It contains start, burst, and stop length values.









Figure 13-2 SPI Wave form (STL, BTL and SPL)

# **Functional Description**

The SPI Transmit block and Receive block share the Clock Gen block but they are independent of each other. The Transmit and Receive blocks have double buffers and SPI is available for back to back transfer operation.

## **SPITiming**

The SPI has four modes of operation. These modes essentially control the way data is clocked in or out of an SPI device. The configuration is done by two bits in the SPI control register (SP.CR). The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock. The clock phase (CPHA) control bit selects one of the two fundamentally different transfer formats. To ensure proper communication between master and slave, both devices have to run in the same mode. This can require a reconfiguration of the master to match the requirements of different peripheral slaves.

The clock polarity has no significant effect on the transfer format. Switching this bit causes the clock signal to be inverted (active high becomes active low and idle low becomes idle high). The settings of the clock phase, however, select one of two different transfer timings, which are described in further detail in the next two chapters. Because the MOSI and MISO lines of the master and the slave are directly connected to each other, the diagrams show the timing of both devices – master and slave. The nSS line is the slave select input of the slave. The nSS pin of the master is not shown in the diagrams. It has to be inactive by a high level on this pin (if configured as input pin) or by configuring it as an output pin.

The timing of an SPI transfer where CPHA is zero is shown in [Figure 13-3](#page-131-0) and [Figure 13-4.](#page-131-1) Two wave forms are shown for the SCK signal – one for CPOL equals zero and another for CPOL equals one.

When the SPI is configured as a slave, the transmission starts with the falling edge of the /SS line. This activates the SPI of the slave and the MSB of the byte stored in its data register (SP.TDR) is output on the MISO line. The actual transfer is started by a software write to the SP.TDR of the master. This causes the clock signal to be generated. In cases where the CPHA equals zero, the SCLK signal remains zero for the first half of the first SCLK cycle. This ensures that the data is stable on the input lines of both the master and the slave. The data on the input lines is read with the edge of the SCLK line from inactive to active state. The edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one) causes the data to be shifted one bit further so that the next bit is output on the MOSI and MISO lines.





Figure 13-3 SPI Transfer Timing 1/4 (CPHA=0, CPOL=0, MSBF=0)

<span id="page-131-0"></span>

Figure 13-4 SPI Transfer Timing 2/4 (CPHA=0, CPOL=1, MSBF=1)

<span id="page-131-1"></span>The timing of an SPI transfer where CPHA is 1, is shown in [Figure 13-5](#page-131-2) and [Figure 13-6.](#page-132-0)Two wave forms are shown for the SCLK signal – one for CPOL equals zero and another for CPOL equals one.

Similar to the previous cases, the falling edge of the nSS lines selects and activates the slave. Compared to the previous cases, where CPHA equals zero, the transmission is not started and the MSB is not output by the slave at this stage. The actual transfer is started by a software write to the SP.TDR of the master which causes the clock signal to be generated. The first edge of the SCLK signal from its inactive to its active state (rising edge if CPOL equals zero and falling edge if CPOL equals one) causes both the master and the slave to output the MSB of the byte in the SP.TDR.

As shown in [Figure 13-3](#page-131-0) and [Figure 13-4,](#page-131-1) there is no delay of half a SCLK-cycle. The SCLK line changes its level immediately at the beginning of the first SCLK-cycle. The data on the input lines is read with the edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one). After eight clock pulses, the transmission is completed.



<span id="page-131-2"></span>Figure 13-5 SPI Transfer Timing 3/4 (CPHA=1, CPOL=0, MSBF=0)





<span id="page-132-0"></span>Figure 13-6 SPI Transfer Timing 4/4 (CPHA=1, CPOL=1, MSBF=1)



# <span id="page-133-0"></span>14. I<sup>2</sup>C Interface

# **Overview**

The Inter-Integrated Circuit ( $I^2C$ ) bus serves as an interface between the microcontroller and the serial  $I^2C$  bus. It provides two wires, serial bus interface to a large number of popular devices and allows parallel-bus systems to communicate bidirectionally with the  $I<sup>2</sup>C-bus$ . Features include:

- Master and slave operation
- Programmable communication speed
- Multi-master bus configuration
- 7-bit addressing mode
- Standard data rate of 100/400 KBps
- STOP signal generation and detection
- START signal generation
- ACK bit generation and detection



Figure 14-1. I<sup>2</sup>C Block Diagram



# **Pin Description**

Table 14-1 I<sup>2</sup>C Interface External Pins

PIN NAME	TYPF	<b>DESCRIPTION</b>
SCL	1/O	I <sup>2</sup> C channel Serial clock bus line (open-drain)
SDA	1/O	I'C channel Serial data bus line (open-drain)

# **Registers**

<span id="page-134-0"></span>The base address of  $I^2C$  is 0x4000\_A000. The register map is described in [Table 14-2](#page-134-0) and [Table 14-3.](#page-134-1)

Table 14-2 I<sup>2</sup>C Interface Base Address

NA MF	BASE ADDRESS	
	0x4000 A000	

### Table 14-3 I<sup>2</sup>C Register Map

<span id="page-134-1"></span>



**IC.SR=0x4000\_A008** 

## **IC.DR** I<sup>2</sup>C Data Register

IC.DR is an 8-bit read/write register. It contains a byte of serial data to be transmitted or a byte which has just been received.



# **IC.SR** I<sup>2</sup>C Status Register

IC.SR is an 8-bit read/write register. It contains the status of  $I^2C$  bus interface. Writing to the register clears the status bits.





# **IC.SAR I<sup>2</sup>C Slave Address Register**

IC.SAR is an 8-bits read/write register. It shows the address in Slave mode.



## **IC.CR** I<sup>2</sup>C Control Register

IC.CR is a 16-bit read/write register. This register can be set to configure  $I^2C$  operation mode and simultaneously allowed for  $I^2C$  transactions to be kicked off.



**IC.CR=0x4000\_A014** 





**Figure 14-2 INTDEL in Master Mode** 

# **IC.SCLL I<sup>2</sup>C SCL LOW Duration Register**

IC.SCLL is a 16-bit read/write register. SCL LOW time can be set by writing this register in Master mode.





Figure 14-3 SCL LOW Timing



# **IC.SCLHI<sup>2</sup>C SCL HIGH Duration Register**

IC.SCLH is a 16-bit read/write register. SCL HIGH time can be set by writing this register in Master mode.





Figure 14-4 SCL HIGH Timing

# **IC.SDH SDA Hold Register**

IC.SDH is a 15-bit read/write register. SDA HOLD time can be set by writing this register in Master mode.







#### Figure 14-5 SDA HOLD Timing



# **Functional Description**

# I<sup>2</sup>C Bit Transfer

The data on the SDA line must be stable during the "H" period of the clock. The "H" or "L" state of the data line can only change when the clock signal on the SCL line is "L" (see [Figure 14-6\)](#page-139-0).





### <span id="page-139-0"></span>**START/Repeated START/STOP**

Within the procedure of the  $I^2C$ -bus, unique situations arise which are defined as START(S) and STOP(P) conditions (see [Figure 14-7\)](#page-140-0).

An "H" to "L" transition on the SDA line while SCL is "H" is one such unique case. This situation indicates a START condition. An "L" to "H" transition on the SDA line while SCL is "H" defines a STOP condition.

START and STOP conditions are always generated by the Master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.

The bus is busy if a repeated START(Sr) is generated instead of a STOP condition. In this respect, the START(S) and repeated START(Sr) conditions are functionally identical. For the remainder of this document therefore, the S symbol will be used as a generic term to represent both the START and repeated START conditions, unless Sr is particularly relevant.

Detection of START and STOP conditions by devices connected to the bus is easy if they incorporate the necessary interfacing hardware. However, microcontrollers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.





**Figure 14-7 START and STOP Condition** 

## <span id="page-140-0"></span>Data Transfer

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see [Figure 14-8\)](#page-140-1). If a slave can't receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL "L" to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.

A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated.



<span id="page-140-1"></span>Figure 14-8 I<sup>2</sup>C Bus Data Transfer



# Acknowledge

Data transfer with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse.

The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable "L" during the "H" period of this clock pulse (see [Figure 14-9\)](#page-141-0). Set-up and hold times must also be taken into account.

When a slave doesn't acknowledge the slave address (for example, it is unable to receive or transmit because it is performing some real-time function), the data line must be left "H" by the slave. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a slave-receiver does acknowledge the slave address but, sometime later in the transfer cannot receive any more data bytes, the master must again abort the transfer. This is indicated by the slave generating the notacknowledge on the first byte to follow. The slave leaves the data line "H" and the master generates a STOP or a repeated START condition.

If a master-receiver is involved in a transfer, it must signal the end of data to the slave-transmitter by not generating acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the data line to allow the master to generate a STOP or repeated START condition.

<span id="page-141-0"></span>

Figure 14-9 I<sup>2</sup>C Bus Acknowledge



# **Synchronization**

All masters generate their own clock on the SCL line to transfer messages on the  $1<sup>2</sup>C-bus$ . Data is only valid during the "H" period of the clock. Therefore, a defined clock is required for the bit-by-bit arbitration procedure to take place.

Clock synchronization is performed using the wired-AND connection of  $I^2C$  interfaces to the SCL line. This means that an "H" to "L" transition on the SCL line will cause the devices to start counting off their "L" period and, once a device clock has gone "L", it will hold the SCL line in that state until the clock "H" state is reached (see [Figure 14-10\)](#page-142-0). However, the "L" to "H" transition of this clock may not change the state of the SCL line if another clock is still within its "L" by the device with the longest "L" period. Devices with shorter "L" periods enter an "H" wait-state during this time.

When all devices concerned have counted off their "L" period, the clock line will be released and go "H". There will then be no difference between the device clocks and the state of the SCL line, and the devices will start counting their "H" periods. The first device to complete its "H" period will again pull the SCL line "L".



<span id="page-142-0"></span>Figure 14-10 Clock Synchronization During the Arbitration Procedure



# **Arbitration**

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition within the minimum hold time of the START condition which results in a defined START condition to the bus.

Arbitration takes place on the SDA line, while the SCL line is at the "H" level, in such a way that the master which transmits "H" level, while another master is transmitting "L" level will switch off its DATA output stage because the level on the bus doesn't correspond to its own level.

Arbitration can continue for many bits. Its first stage is comparison of the address bits. If the masters are each trying to address the same device, arbitration continues with comparison of the data-bits if they are mastertransmitter or acknowledge-bits if they are master-receiver. Because address and data information on the I<sup>2</sup>Cbus is determined by the winning master, no information is lost during the arbitration process.

A master that loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave mode.

[Figure 14-11](#page-143-0) shows the arbitration procedure for two masters. Of course, more may be involved (depending on how many masters are connected to the bus). As soon as there is a difference between the internal data level of the master generating Device1 data out and the actual level on the SDA line, its data output is switched off, which means that a "H" output level is then connected to the bus. This will not affect the data transfer initiated by the winning master.



**Figure 14-11 Arbitration Procedure Between Two Masters** 

# <span id="page-143-0"></span> $I<sup>2</sup>C$  Operation

 $I^2C$  supports the interrupt operation. Once interrupt is serviced, the IIF (IC.CR[7]) flag is set. ICnSR shows  $I^2C$ bus status information and the SCL line stays "L" before the register is written as a certain value. The status register can be cleared by writing to the status register.


### **Master Transmitter**

The master transmitter shows the flow of transmitter in Master mode (see [Figure 14-12\)](#page-144-0).



<span id="page-144-0"></span>Figure 14-12 Transmitter Flowchart in Master Mode



### **Master Receiver**

The master receiver shows the flow of receiver in Master mode (see [Figure 14-13\)](#page-145-0).



<span id="page-145-0"></span>**Figure 14-13 Receiver Flowchart in Master Mode** 



## **Slave Transmitter**

The slave transmitter shows the flow of transmitter in Slave mode (see [Figure 14-14\)](#page-146-0).



<span id="page-146-0"></span>**Figure 14-14 Transmitter Flowchart in Slave Mode** 



## **Slave Receiver**

The slave receiver shows the flow of receiver in Slave mode (see [Figure 14-15\)](#page-147-0).



<span id="page-147-0"></span>**Figure 14-15 Receiver Flowchart in Slave Mode** 



# <span id="page-148-0"></span>15. Motor Pulse Width Modulator (MPWM)

# **Overview**

Motor Pulse Width Modulator (MPWM) is a programmable motor controller which is optimized for 3-phase AC and DC motor control applications. It can be used in many other applications that require timing, counting, and comparison features.

MPWM includes 3 channels, each of which controls a pair of outputs that can control a motor.

- 16-bit counter
- 6-channel outputs for motor control
- Dead-time support
- Protection event and over voltage event handling
- 6 ADC trigger outputs
- Interval interrupt mode (period interrupt only)
- Up-down count mode

The MPWM clock source which is MPWM counter clock source will be provided from the SCU block. The MPWM resolution and period will be defined by this MPWM clock configuration. The default MPWM clock is the same as the RINGOSC clock. Prior to enabling the MPWM module, proper MPWM clock selection is required.





Figure 15-1 Block Diagram

# **Pin Description**

**Table 15-1 External Signals** 

<b>PIN NAME</b>	<b>TYPE</b>	<b>DESCRIPTION</b>	
<b>MPWMUH</b>		MPWM Phase-U H-side output	
<b>MPWMUL</b>		MPWM Phase-U L-side output	
<b>MPWMVH</b>		MPWM Phase-V H-side output	
<b>MPWMVL</b>		MPWM Phase-V L-side output	
<b>MPWMWH</b>		MPWM Phase-W H-side output	
<b>MPWMWL</b>		MPWM Phase-W L-side output	
<b>PRTIN</b>		<b>MPWM Protection Input</b>	
<b>OVIN</b>		MPWM Over-voltage Input	



# **Registers**

<span id="page-150-0"></span>The base address of MPWM is shown i[n Table 15-2.](#page-150-0)

### Table 15-2 MPWM Base Address



<span id="page-150-1"></span>[Table 15-3](#page-150-1) shows the register memory map.

### Table 15-3 MPWM Register Map





### **MP.MR MPWM Mode Register**

The Motor PWM operation mode register is a 16-bit register.



After the initial PWM period and duty is set, the UAO bit should be set once for updating the setting value into internal operating registers. This action will help to transfer the setting data from the user interface register to the internal operating register. The UAO bit should stay at the set state for at least 2 PWM clock periods. If this does not occur, the update command can be missed and internal registers will retain the previous data.

The MCHMOD in the MP.MR field is only effective when MOTORB in MP.MR is a clear "0". Otherwise, the MCHMOD field value will be ignored internally and will retain the "00" value.

The UPDOWN in the MP.MR field is only effective when MOTORB in MP.MR is set to "1". Otherwise, the UPDOWN field value will be ignored internally and will retain the "1" value. In the Motor mode, the counter is always updown count operation.



### **MP.OLR MPWM Output Level Register**

The PWM output level register is an 8-bit register. This register controls the active level of each PWM output port. The default active level is negated when the corresponding bit is set.

The normal level is defined in each operating mode.



<span id="page-152-0"></span>The normal level is defined in each operating mode as shown in [Table 15-4.](#page-152-0)

<b>PWM Output</b>	Level	NORMAL mode	<b>MOTOR Mode</b>	
		UP Mode	<b>UPDOWN Mode</b>	
<b>WH</b>	Default level	LOW	<b>HIGH</b>	<b>LOW</b>
	Active level	<b>HIGH</b>	LOW	<b>HIGH</b>
<b>WL</b>	Default level	LOW	LOW	<b>HIGH</b>
	Active level	<b>HIGH</b>	<b>HIGH</b>	LOW
<b>VH</b>	Default level	LOW	<b>HIGH</b>	LOW
	Active level	<b>HIGH</b>	LOW	<b>HIGH</b>
VL	Default level	LOW	<b>LOW</b>	<b>HIGH</b>
	Active level	<b>HIGH</b>	<b>HIGH</b>	LOW
UH	Default level	LOW	<b>HIGH</b>	LOW
	Active level	<b>HIGH</b>	LOW	<b>HIGH</b>
UL	Default level	LOW	<b>LOW</b>	<b>HIGH</b>
	Active level	<b>HIGH</b>	<b>HIGH</b>	LOW

Table 15-4 MPWM Output Level Setting

The Polarity Control block is shown in [Figure 15-2](#page-153-0) using the WH signal polarity control example.







# <span id="page-153-0"></span>**MP.FOR MPWM Force Output Register**

The PWM force output register is an 8-bit register. The PWM output level can be forced by an abnormal event externally or user-intended condition. When the forced condition occurs, each PWM output level which is programmed in the Force Output register will be forced.



### **MP.FOR=0x4000\_4008**



### **MP.CR1 MPWM Control Register 1**

The PWM Control Register 1 is a 16-bit register.



Basically, PRDIRQ and BOTIRQ are generated every period. However, the interrupt interval can be controlled from 0 to 8 periods. When  $IRQN.CR1 = 0$ , the interrupt is requested every period, otherwise the interrupt is requested every (IRQN+1) times of period.

### **MP.CR2 MPWM Control Register 2**

The PWM Control Register 2 is an 8-bit register.





### **MP.PRD MPWM Period Register**

The PWM Period register is a 16-bit register.



### **MP.DUH MPWM Duty UH Register**

The PWM UH channel duty register is a 16-bit register.



## **MP.DVH MPWM Duty VH Register**

The PWM VH channel duty register is a 16-bit register.





# MP.DWHMPWM Duty WH Register

The PWM WH channel duty register is a 16-bit register.



# **MP.DUL MPWM Duty UL Register**

The PWM UL channel duty register is a 16-bit register.



# **MP.DVL MPWM Duty VL Register**

The PWM VL channel duty register is a 16-bit register.





# **MP.DWL MPWM Duty WL Register**

The PWM WL channel duty register is a 16-bit register.



# **MP.IER MPWM Interrupt Enable Register**

The PWM Interrupt Enable Register is an 8-bit register.

**MP.IER=0x4000\_4034** 







MP.IER[5:0] control bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.

### **MP.SR MPWM Status Register**

The PWM Status Register is a 16-bit register.





MP.SR[5:0] status bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When the ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.



**MP.DTR=0x4000\_403C** 

### **MP.CNT MPWM Counter Register**

The PWM Counter Register is a 16-bit read-only register.



## **MP.DTR MPWM Dead Time Register**

The PWM Dead Time register is a 16-bit register.



The Protect Short condition is only for internal PWM level, not for external PWM level. When the internal signal of H-side and L-side are the same high level, the protection short function works to force both H-side and L-side to low level.



# **MP.PCRn MPWM Protection 0,1 Control Register**

The PWM Protection Control register is a 16-bit register.





Note: MP.PCR0 is related to the PRTIN pin and MP.PCR1 is related to OVIN.



### **MP.PSRn MPWM Protection 0,1 Status Register**

The PWM Protection Status Register is a 16-bit register.

This register indicates which outputs are disabled. Users have the ability to set the output masks manually.

If PROTKEY is not written when writing any value, the written values are ignored.

### **MP.PSR0=0x4000\_4044, MP.PSR1=0x4000\_404C**



If the PROTEN bit in the MP.PCRn register is enabled, on any asserting signal on the external protection pins, the PWM output will be prohibited when output values are defined in the MP.FOLR register.

Users can prohibit the output manually by writing the designated value into the MP.PSRn register.

Note: MP.PSR0 is related to the PRTIN pin and MP.PSR1 is related to OVIN.



# MP.ATRm MPWM ADC Trigger Counter m Register



The PWM ADC Trigger Counter Register is a 32-bit register.

**MP.ATR1=0x4000\_4058 MP.ATR2=0x4000\_405C MP.ATR3=0x4000\_4060 MP.ATR4=0x4000\_4064 MP.ATR5=0x4000\_4068 MP.ATR6=0x4000\_406C**   $\overline{1}$ 





# **Functional Description**

The MPWM includes three channels, each of which controls a pair of outputs that in turn can control an offchip component. In normal PWM mode, each channel runs independently. 6 PWM outputs can be generated.

Each PWM output is built with various settings. [Figure 15-3](#page-163-0) shows the flow for generating PWM output signal.



**Figure 15-3 PWM Output Generation Chain** 

### <span id="page-163-0"></span>**Normal PWM UP Count Mode Timing**

In normal PWM mode, each channel runs independently. Six PWM outputs can be generated. The example waveform is shown in [Figure 15-4.](#page-163-1) Before PSTART is activated, the PWM output will stay at default value L. When PSTART is enabled, the period counter starts up count until the MP.PRD count value. In the first period, the MPWM does not generate a PWM pulse.

The PWM pulse is generated from the second period. The active level is driven at the start of the counter value during duty value time.



<span id="page-163-1"></span>



### **Normal PWM UP/DOWN Count Mode Timing**

The basic operation of UP/DOWN count mode is the same as UP count mode except the one period is twice the UP count mode. The default active level is opposite in a pair PWM output. This output polarity can be controlled by the MP.OLR register.



Figure 15.1 UP/DOWN Count Mode Waveform (MOTORB=0, MCHMOD=0, UPDOWN=1)

### Motor PWM 2-Channel Symmetric Mode Timing

The motor PWM operation has three types of operating modes: 2-Channel Symmetric mode, 1-Channel Symmetric mode, and 1-Channel Asymmetric mode.

[Figure 15-5](#page-164-0) is for 2 channel symmetric mode waveform.



Figure 15-5 2-Channel Symmetric Mode Waveform (MOTORB=0, MCHMOD=00)

<span id="page-164-0"></span>The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the duty level is matched in up count period and is returned to the default level when the duty level is matched in down count period.

The symmetrical feature appears in each channel that is controlled by the corresponding duty register value.



# Motor PWM 1-Channel Asymmetric Mode Timing

The 1-Channel Asymmetric mode makes asymmetric duration pulses which are defined by the H-side and Lside duty register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the H-side duty register matching condition makes the active level pulse and during down count period, the Lside duty register matching condition makes the default level pulse.



Figure 15.2 1-Channel Asymmetric Mode Waveform (MOTORB=0, MCHMOD=01)

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the L-side duty level is matched in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.



### Motor PWM 1-Channel Symmetric Mode Timing

The 1-channel symmetric mode makes symmetric duration pulses which are defined by the H-side DUTY register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the Hside DUTY register matching condition makes the active level pulse and during down count period, the H-side DUTY register matching condition also makes the default level pulse.



Figure 15.3 1-Channel Symmetric Mode Waveform (MOTORB=0, MCHMOD=10)

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the H-side duty level is matched again in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.



### **PWM Dead-time Operation**

To prevent an external short condition, the MPWM provides dead time functionality. This function is only available for Motor PWM mode. When either H-side or L-side output changes to active level, dead time will be inserted if the DTEN.MP.DTR bit is enabled.

The duration of dead time is determined by the value in the DT.MP.DTR[7:0] field.

When DTCLK = 0, the dead time duration =  $DT[7:0]$  \* (PWM clock period \* 4)

When DTCLK = 1, the dead time duration =  $DT[7:0]$  \* (PWM clock period \* 16)

When the PWM counter reaches duty value, the PWM output is masked and the dead time counter starts to run. When the dead time counter reaches the value in the DT[7:0] register, the output mask is disabled.

[Figure 15-6](#page-167-0) is an example of dead time operation in 1-Channel Symmetric mode.



Figure 15-6 PWM Dead-time Operation Timing Diagram (Symmetric Mode)

<span id="page-167-0"></span>[Figure 15-7](#page-167-1) shows an example of 1-Channel Asymmetric mode operation.



<span id="page-167-1"></span>Figure 15-7 PWM Dead-time Operation Timing Diagram (Asymmetric Mode)



For 2-Channel Symmetric mode, the dead time function is not available. Therefore, the dead condition is generated by each channel's duty control.

### **MPWM Dead-time Timing Examples in Special Case**

The following figures show how dead-time operates.

An example of normal dead time is explained. Dead time masking is activated at duty match time and the dead time counter runs. When the dead time counter reaches the dead time value, the mask is disabled.



Figure 15.4 Normal Dead-time Operation (T<sub>DUTY</sub>>T<sub>DT</sub>)

The following images show special instances of dead time configuration.









Figure 15-9 Zero H-side Pulse Timing (T<sub>DT</sub>>2xT<sub>DUTY</sub>)





Figure 15-10 Minimum L-side Pulse Timing (T<sub>DT</sub><Period-T<sub>DUTY</sub>)



Figure 15-11 Zero L-side Pulse Timing (T<sub>DT</sub>>Period-T<sub>DUTY</sub>)





Figure 15-12 H-side Always On (T<sub>DUTY</sub>=Period: Dead-time Disabled)



Figure 15-13 L-side Always On (T<sub>DUTY</sub> = 0: Dead-time Disabled)



### **Symmetrical Mode vs Asymmetrical Mode**

In Symmetrical mode, the wave form is between the up and down counters. The same duty value is used for both the up and down counter matches. The on time and off time is the same between the up and down counters. The end result is that in a period, the duty time is centered in the period.



**Figure 15-14 Symmetrical PWM Timing** 

In Asymmetrical mode, the wave from is not symmetric between the up and down counters. The Duty High is used to match on the up counter and the Duty Low is used to match on the down counter.



Figure 15-15 Asymmetrical PWM Timing and Sensing Margin



# **Description of ADC Triggering Function**

A total of six ADC trigger timing registers are provided. This dedicated register triggers a signal to start ADC conversion. The conversion channel of ADC is defined in the ADC Control register.



Figure 15-16 ADC Triggering Function Timing Diagram







<span id="page-174-0"></span>Figure 15-17 An Example of ADC Acquisition Timing by Event from MPWM



# **Interrupt Generation Timing**

Each timing event can make an interrupt request to the CPU.



**Figure 15-18 Interrupt Generation Timing** 



# <span id="page-176-0"></span>16. Divider (DIV64)

# **Overview**

The divider module provides the hardware divider the ability to accelerate complicated calculations. This divider is a sequential 64-bit/32-bit divider and requires 32 clock cycles for one operation.

The equation for this operation is:

(AREGH,AREGL)/BREG = (QREGH,QREGL)

- Unsigned 64-bit dividend
- Unsigned 32-bit divisor
- Unsigned 64-bit quotient
- Unsigned 32-bit remainder
- Unsigned 32-cycle operating time



Figure 16-1 Block Diagram



# **Registers**

<span id="page-177-0"></span>The base address of the divider is 0x4000\_0500 and the register map is described in [Table 16-1.](#page-177-0)

Table 16-1 DIV64 Base Address

NA MF	BASE ADDRESS
DIV64	0x4000 0500



### Table 16-2 DIV64 Register Map



# CR Divider Control Register

The DIVCON register controls the hardware divider module.





### AREGL AREG (Dividend) Lower 32-bit Register

The lower 32-bit value of dividend should be written to this register.



## AREGH AREG (Dividend) High 32-bit Register

The high 32-bit value of dividend should be written to this register.



# **BREG BREG (Divisor) Register**

The 32-bit value of the divisor should be written to this register.

When the MODE bit is set to 1, the divide operation is started automatically as soon as the value is written to this register.



**BREG=0x4000\_050C**


#### QREGL QREG (Quotient) Lower 32-bit Register

The divider stores the lower 32-bit value of the quotient in this register.



#### QREGH QREG (Quotient) High 32-bit Register

The divider stores the high 32-bit value of the quotient in this register.

#### **QREGH=0x4000\_0514**



### **RREG RREG (Remainter) Register**

The divider stores the 32-bit value of the remainder in this register.





# <span id="page-181-0"></span>17. 12-Bit A/D Converter

# **Introduction**

The ADC block consists of 1 ADC unit, with the following features:

- 12 channels of analog inputs
- Single and Continuous conversion mode
- Up to 8 times sequential conversion support
- Software trigger support
- 3 internal trigger sources support (Soft-trig, MPWM, Timers)
- Adjustable sample and hold time



Figure 17-1 Block Diagram





# **Pin Description**



#### Table 17-1 External Signal

# **Registers**

<span id="page-182-0"></span>The base address of the ADC unit is shown in [Table 17-2.](#page-182-0)





#### Table 17-3 ADC Register Map





#### **AD.MR ADC Mode Register**

The ADC Mode registers are 32-bit registers.

This register configures the ADC operation mode. This register should be writen first before the other registers.



If ADCMOD was set for Burst Mode, ADC channels are controlled by SEQ0CH ~ SEQ7CH. Sequential mode always start from SEQ0CH. (In 3 sequential mode, Analog inputs of channels which assigned at SEQ0CH, SEQ1CH and SEQ2CH are converted sequentially).



#### $AD.CSCR$  **ADC Current Sequence/Channel Register**

ADC Current Sequence/Channel registers are 7-bit registers. This register consists of Current Sequence Numbers and Current Active Channel values. A Current Sequence Number (CSEQN) can be written to change the next sequence number. When you write CSEQN as 0x7 when CSEQN is 0x3 and AD.MR.SEQCNT is 0x7, the next sequence number is 0x7. AD converts the AD.SCSR.SEQ7CH channel and the 4,5,6 sequences are skipped. This register should be written first, before AD.SCSR.

**AD.CSCR=0x4000\_B004** 





**AD.CCR=0x4000\_B008** 

### $AD.CCR ADC Clock Control Register$

The ADC Control registers are 16-bit registers. The ADC Clock Control Register sets the ADC clock for determining the period to execute a conversion.





# $\overline{AD.}$  TRG ADC Trigger Selection Register

ADC Trigger registers are 32-bit registers.

For the ADC Trigger channel register, in Single/Burst mode, all the bit fields are used.

In Burst Conversion mode, only the BSTTRG bit field (bit3~bit0) is used.

**AD.TRG=0x4000\_B00C** 









**AD.SCSR=0x4000\_B018** 

#### $AD.SCSR$  ADC Sequence Channel Selection Register

The ADC Burst Mode Channel Select register is a 32-bit register. For ADC single mode, it uses SEQ0CH to select the channel.



#### $AD.CR$  ADC Control Register

The ADC Control register is an 8-bit register.

**AD.CR=0x4000\_B020** 





**AD.SR=0x4000\_B024** 

# $AD.S.R$  ADC Status Register

The ADC Status register is an 8-bit register.



# $AD$ *.***IER** Interrupt Enable Register

#### **AD.IER=0x4000\_B028**







### **AD.DRmADC Sequence Data Register 0~7**

The ADC Data registers are 16-bit registers. The ADC Data registers contain the latest conversion results for each of the 8 sequence conversions.

> AD.DR0=0x4000\_B030, AD.DR1=0x4000\_B034, AD.DR2=0x4000\_B038, AD.DR3=0x4000\_B03C AD.DR4=0x4000\_B040, AD.DR5=0x4000\_B044, AD.DR6=0x4000\_B048, AD.DR7=0x4000\_B04C





# **Functional Description**

#### **AD Conversion Timing Diagram**

When AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is 0x0, ADC conversion is started by writing AD.CR.ASTART as '1'. After AD.CR.ASTART is set, Start of Conversion (SOC) is activated in 3 ADC clocks and AD.SR.EOCIRQ is set in 2 ADC clocks and 2 PCLKs after End of Conversion.







#### ADC Burst Conversion Mode Timing Diagram

The Burst Conversion mode (Burst mode) occurs when AD.MR.ADMOD is 0x1. When there are two sources to make SOC in Burst mode, one is the TRG event (TIMER and MPWM) and the other is AD.CR.ASTART. When AD.MR.TRGSEL is set as timer event trigger or MPWM event trigger, SOC is made by the trigger of AD.TRG.BSTTRG (AD.TRG[3:0]). For example, ADC conversion is started by the trigger of TIMER3 if AD.TRG.BSTTRG is set as TIMER3. Once the BSTTRG triggers events, ADC converts ADC channels per the values set in AD.MR.SEQCNT. See Figure 17-3.



Figure 17-3 ADC Burst Mode Timing (When AD.MR.AMOD = :1)

<span id="page-191-0"></span>

Figure 17-4 ADC Trigger Timing in Burst Mode (SEQCNT = 3 b111, 8 Sequence Coversion)



#### ADC Sequential Conversion Mode Timing Diagram

Single Sequential Conversion mode (Single Sequential mode) occurs when AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is not 0x0. To set Sequential Conversion mode, AD.MR.AMOD is 2'b00 and AD.MR.SEQCNT is not 2'b00.

The operation of Sequential mode is almost the same as the Burst mode. The difference is the source of SOC. Each SOC is made by the trigger of SEQTRGx as each SEQCNT. See Figure 17-5.



<span id="page-192-0"></span>Figure 17-5 ADC Sequential Mode Timing (When AD.MR.AMOD = : 0 and AD.MR.SEQCNT b ר 0:







# <span id="page-193-0"></span>**18. Electrical Characteristics**

# **DC Characteristics**

### **Absolute Maximum Ratings**

Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions.



#### Table 18-1 Absolute Maximum Rating



#### **DC Characteristics**

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Supply Voltage	<b>VDD</b>		2.2		5.5	V
<b>Supply Voltage</b>	<b>AVDD</b>		2.2		5.5	V
<b>Operating Frequency</b>	<b>FREQ</b>	<b>MOSC</b>	4		16	<b>MHz</b>
		SOSC		32.768		<b>kHz</b>
		<b>HSI</b>	38.8	40	41.2	<b>MHz</b>
		LSI	32	40	48	kHz
Operating Temperature	Top	Top	$-40$		$+105$	ົົ

Table 18-2 Recommended Operating Condition

Table 18-3 DC Electrical Characteristics (VDD = +5V, Ta = 25éC)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Input Low Voltage	Vĩ	Schmitt input			0.2VDD	V
Input High Voltage	V <sub>IH</sub>	Schmitt input	0.8VDD			V
<b>Output Low Voltage</b>	$V_{OL}$	$I_{OL}$ = 3mA			$VSS+1.0$	v
Output High Voltage	$V_{OH}$	$I_{OH} = -3mA$	VDD- 1.0			$\vee$
Input High Leakage	Iн				4	uA
Input Low Leakage	Ιıμ		-4			
Pull-up Resister	$R_{PU}$	$VDD=5V$	30		90	kΩ



## **Current Consumption**

<span id="page-195-0"></span>[Table 18-4](#page-195-0) describes the current consumption in Normal, Sleep, and Power Down modes under various conditions.









Note:

UART en, 1 port toggle @5V

LSIOSC (40KHz), HSIOSC (40MHz), MXOSC (8MHz), SXOSC (32.768KHz)



#### **POR Electrical Characteristics**

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
<b>Operating Voltage</b>	VDD <sub>18</sub>		1.6	1.8	2.0	v
<b>Operating Current</b>	IDD <sub>PoR</sub>	Typ. <6uA If always on		60		nA
POR Set Level	$\mathsf{VR}_{\mathsf{PoR}}$	VDD rising (slow)	1.3	1.4	1.55	ν
<b>POR Reset Level</b>	VF <sub>PoR</sub>	<b>VDD</b> falling (slow)	1.1	1.2	1.4	ν

Table 18-5 POR Electrical Characteristics (Temperature: -40 ~ +105éC)

#### **LVD Electrical Characteristics**





Caution: <sup>(1)</sup> This LVD Voltage level is not recommended, because it sometimes can change LVD detection level at high temperature.

#### **VDC Electrical Characteristics**







### **External OSC Characteristics**

Parameter	Symbol	Condition	Min	Typ	Max	Jnit
<b>Operating Voltage</b>	VDD		2.2	$\overline{\phantom{0}}$	5.5	
IDD		@4MHz/5V		240		uA
Frequency	OSCF <sub>rea</sub>			$\overline{\phantom{0}}$	16	<b>MHz</b>
Output Voltage	OSC <sub>VOUT</sub>		1.2	2.4		
Load Capacitance	$\mathsf{LOAD}_{\mathsf{CAP}}$			22	35	

Table 18-8 External OSC Characteristics (Temperature: -40 ~ +105éC)

### **ADC Electrical Characteristics**

Table 18-9. ADC Electrical Characteristics (Temperature: -40 ~ +105éC)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
<b>Operating Voltage</b>	<b>AVDD</b>		2.4	5	5.5	V
Resolution				12		Bit
<b>Operating Current</b>	<b>IDDA</b>				2.8	mA
Analog Input Range			0		<b>AVDD</b>	V
<b>Conversion Rate</b>				۰	1.0	<b>MSPS</b>
<b>Operating Frequency</b>	<b>ACLK</b>				16	<b>MHz</b>
DC Accuracy	<b>INL</b>			±3.5		<b>LSB</b>
	<b>DNL</b>			±2.5		<b>LSB</b>
<b>Offset Error</b>				±1.5		<b>LSB</b>
<b>Full Scale Error</b>				±1.5		<b>LSB</b>
<b>SNDR</b>	<b>SNDR</b>			68		dB
THD				$-70$		dB



# <span id="page-199-0"></span>19. Package

# LQFP-32 Package Dimension





**Figure 19-1 Package Dimension (LQFP-32)** 

# **LQFP-48 Package Dimension**



**Figure 19-2 Package Dimension (LQFP-48)** 





# **20. Ordering Information**

<span id="page-201-0"></span>[Table 20-1](#page-201-0) identifies the basic features and package styles available for the Z32F0642 MCU.



#### **Table 20-1 Ordering Information**

Zilog part numbers consist of a number of components, which are described below using part number Z32F06423AKE as an example.







# **Customer Support**

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at [http://support.zilog.com.](http://support.zilog.com/)

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at [http://z](http://zilog.com/kb)ilog.com/kb or consider participating in the Zilog Forum at [http://zilog.com/forum.](http://zilog.com/forum)

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at [http://www.zilog.com.](http://www.zilog.com/)