Data Sheet: Technical Data

Document Number: P4080EC

Rev. 4, 04/2013

## P4080/P4081 QorlQ Integrated Processor Hardware Specifications

The P4080/P4081 QorIQ integrated communication processor combines eight Power Architecture® processor cores with high-performance data path acceleration logic and network and peripheral bus interfaces required for networking, telecom/datacom, wireless infrastructure, and mil/aerospace applications.

This chip can be used for combined control, data path, and application layer processing in routers, switches, base station controllers, and general-purpose embedded computing. Its high level of integration offers significant performance benefits compared to multiple discrete devices, while also greatly simplifying board design.

This chip includes the following function and features:

- Eight e500-mc Power Architecture cores, each with a backside 128 KB L2 cache with ECC
  - Three levels of instructions: user, supervisor, and hypervisor
  - Independent boot and reset
  - Secure boot capability
- CoreNet fabric supporting coherent and non-coherent transactions amongst CoreNet end-points
- A frontside 2 MB L3 Cache with ECC
- CoreNet bridges between the CoreNet fabric the I/Os, data path accelerators, and high and low speed peripheral interfaces
- Two 10-Gigabit Ethernet (XAUI) controllers
- One 10-Gigabit Ethernet (XAUI) controller on P4081
- Eight 1-Gigabit Ethernet controllers
- Two 64-bit DDR2/DDR3 SDRAM memory controllers with ECC
- Multicore programmable interrupt controller (MPIC)
- Four I<sup>2</sup>C controllers
- Four 2-pin UARTs or two 4-pin UARTs
- Two 4-channel DMA engines
- Enhanced local bus controller (eLBC)
- Three PCI Express 2.0 controllers/ports



- Two serial RapidIO® 1.2 controllers/ports
- Enhanced secure digital host controller (SD/MMC)
- Enhanced serial peripheral interfaces (eSPI)
- High-speed USB controller (USB 2.0)
  - Host and device support
  - Enhanced host controller interface (EHCI)
  - ULPI interface to PHY
- Data Path Acceleration Architecture (DPAA) incorporating acceleration for the following functions:
  - Frame manager (FMan) for packet parsing, classification, and distribution
  - Queue manager (QMan) for scheduling, packet sequencing, and congestion management
  - Hardware buffer manager (BMan) for buffer allocation and de-allocation
  - Encryption/decryption (SEC 4.0)
  - Regex pattern matching (PME 2.0)
- 1295 FC-PBGA package



# **Table of Contents**

1	Pin A	ssignments and Reset States		2.20 High-Speed Serial Interfaces (HSSI) 101
	1.1	1295 FC-PBGA Ball Layout Diagrams	3	Hardware Design Considerations
	1.2	Pinout List		3.1 System Clocking
2	Elect	rical Characteristics		3.2 Supply Power Setting
	2.1	Overall DC Electrical Characteristics		3.3 Power Supply Design
	2.2	Power Sequencing		3.4 Decoupling Recommendations
	2.3	Power Down Requirements		3.5 SerDes Block Power Supply Decoupling
	2.4	Power Characteristics		Recommendations
	2.5	Thermal62		3.6 Connection Recommendations
	2.6	Input Clocks		3.7 Recommended Thermal Model
	2.7	RESET Initialization		3.8 Thermal Management Information
	2.8	Power-on Ramp Rate	4	Package Information
	2.9	DDR2 and DDR3 SDRAM Controller		4.1 Package Parameters for the
	2.10	eSPI		P4080/P4081 FC-PBGA
	2.11	DUART		4.2 Mechanical Dimensions of the
	2.12	Ethernet: Data Path Three-Speed Ethernet (dTSEC),		P4080/P4081 FC-PBGA
		Management Interface 1 and 2, IEEE Std 1588™ 77	5	Security Fuse Processor
	2.13	USB	6	Ordering Information
	2.14	Enhanced Local Bus Interface		6.1 Part Numbering Nomenclature
	2.15	Enhanced Secure Digital Host Controller (eSDHC) 92		6.2 Orderable Part Numbers Addressed by This
	2.16	Programmable Interrupt Controller (PIC) Specifications94		Document
	2.17	JTAG Controller95	7	Revision History
	2.18	l <sup>2</sup> C97		
	2.19	GPIO100		

This figure shows the major functional units within the chip.





Figure 1. P4080/P4081 QorlQ Preliminary Block Diagram

# 1 Pin Assignments and Reset States

## 1.1 1295 FC-PBGA Ball Layout Diagrams

These figures show the FC-PBGA ball map.



P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Figure 2. 1295 BGA Ball Map Diagram (Top View)




Figure 3. 1295 BGA Ball Map Diagram (Detail View A)




Figure 4. 1295 BGA Ball Map Diagram (Detail View B)

#### **DETAIL C**




Figure 5. 1295 BGA Ball Map Diagram (Detail View C)




Figure 6. 1295 BGA Ball Map Diagram (Detail View D)

## 1.2 Pinout List

This table provides the pinout listing for the chipby bus.

Table 1. Pins List by Bus

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
	DDR SDRAM Memory Interface 1		1		
D1_MDQ00	Data	A17	I/O	GV <sub>DD</sub>	_
D1_MDQ01	Data	D17	I/O	GV <sub>DD</sub>	_
D1_MDQ02	Data	C14	I/O	GV <sub>DD</sub>	_
D1_MDQ03	Data	A14	I/O	GV <sub>DD</sub>	_
D1_MDQ04	Data	C17	I/O	GV <sub>DD</sub>	_
D1_MDQ05	Data	B17	I/O	GV <sub>DD</sub>	
D1_MDQ06	Data	A15	I/O	GV <sub>DD</sub>	_
D1_MDQ07	Data	B15	I/O	GV <sub>DD</sub>	_
D1_MDQ08	Data	D15	I/O	GV <sub>DD</sub>	_
D1_MDQ09	Data	G15	I/O	GV <sub>DD</sub>	_
D1_MDQ10	Data	E12	I/O	GV <sub>DD</sub>	_
D1_MDQ11	Data	G12	I/O	GV <sub>DD</sub>	_
D1_MDQ12	Data	F16	I/O	GV <sub>DD</sub>	_
D1_MDQ13	Data	E15	I/O	GV <sub>DD</sub>	_
D1_MDQ14	Data	E13	I/O	GV <sub>DD</sub>	_
D1_MDQ15	Data	F13	I/O	GV <sub>DD</sub>	_
D1_MDQ16	Data	C8	I/O	GV <sub>DD</sub>	_
D1_MDQ17	Data	D12	I/O	GV <sub>DD</sub>	_
D1_MDQ18	Data	E9	I/O	GV <sub>DD</sub>	_
D1_MDQ19	Data	E10	I/O	GV <sub>DD</sub>	_
D1_MDQ20	Data	C11	I/O	GV <sub>DD</sub>	_
D1_MDQ21	Data	C10	I/O	GV <sub>DD</sub>	
D1_MDQ22	Data	E6	I/O	GV <sub>DD</sub>	_
D1_MDQ23	Data	E7	I/O	GV <sub>DD</sub>	_
D1_MDQ24	Data	F7	I/O	GV <sub>DD</sub>	_
D1_MDQ25	Data	F11	I/O	GV <sub>DD</sub>	_
D1_MDQ26	Data	H10	I/O	GV <sub>DD</sub>	_
D1_MDQ27	Data	J10	I/O	GV <sub>DD</sub>	_
D1_MDQ28	Data	F10	I/O	GV <sub>DD</sub>	_
D1_MDQ29	Data	F8	I/O	GV <sub>DD</sub>	_
D1_MDQ30	Data	H7	I/O	GV <sub>DD</sub>	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D1_MDQ31	Data	H9	I/O	GV <sub>DD</sub>	_
D1_MDQ32	Data	AC7	I/O	GV <sub>DD</sub>	_
D1_MDQ33	Data	AC6	I/O	GV <sub>DD</sub>	_
D1_MDQ34	Data	AF6	I/O	GV <sub>DD</sub>	_
D1_MDQ35	Data	AF7	I/O	GV <sub>DD</sub>	_
D1_MDQ36	Data	AB5	I/O	GV <sub>DD</sub>	_
D1_MDQ37	Data	AB6	I/O	GV <sub>DD</sub>	_
D1_MDQ38	Data	AE5	I/O	GV <sub>DD</sub>	_
D1_MDQ39	Data	AE6	I/O	GV <sub>DD</sub>	_
D1_MDQ40	Data	AG5	I/O	GV <sub>DD</sub>	_
D1_MDQ41	Data	AH9	I/O	GV <sub>DD</sub>	_
D1_MDQ42	Data	AJ9	I/O	GV <sub>DD</sub>	_
D1_MDQ43	Data	AJ10	I/O	GV <sub>DD</sub>	_
D1_MDQ44	Data	AG8	I/O	GV <sub>DD</sub>	_
D1_MDQ45	Data	AG7	I/O	GV <sub>DD</sub>	_
D1_MDQ46	Data	AJ6	I/O	GV <sub>DD</sub>	_
D1_MDQ47	Data	AJ7	I/O	GV <sub>DD</sub>	_
D1_MDQ48	Data	AL9	I/O	GV <sub>DD</sub>	_
D1_MDQ49	Data	AL8	I/O	GV <sub>DD</sub>	_
D1_MDQ50	Data	AN10	I/O	GV <sub>DD</sub>	_
D1_MDQ51	Data	AN11	I/O	GV <sub>DD</sub>	_
D1_MDQ52	Data	AK8	I/O	GV <sub>DD</sub>	_
D1_MDQ53	Data	AK7	I/O	GV <sub>DD</sub>	_
D1_MDQ54	Data	AN7	I/O	GV <sub>DD</sub>	_
D1_MDQ55	Data	AN8	I/O	GV <sub>DD</sub>	_
D1_MDQ56	Data	AT9	I/O	GV <sub>DD</sub>	_
D1_MDQ57	Data	AR10	I/O	GV <sub>DD</sub>	_
D1_MDQ58	Data	AT13	I/O	GV <sub>DD</sub>	_
D1_MDQ59	Data	AR13	I/O	GV <sub>DD</sub>	_
D1_MDQ60	Data	AP9	I/O	GV <sub>DD</sub>	_
D1_MDQ61	Data	AR9	I/O	GV <sub>DD</sub>	_
D1_MDQ62	Data	AR12	I/O	GV <sub>DD</sub>	_
D1_MDQ63	Data	AP12	I/O	GV <sub>DD</sub>	_
D1_MECC0	Error Correcting Code	K9	I/O	GV <sub>DD</sub>	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D1_MECC1	Error Correcting Code	J5	I/O	GV <sub>DD</sub>	_
D1_MECC2	Error Correcting Code	L10	I/O	GV <sub>DD</sub>	_
D1_MECC3	Error Correcting Code	M10	I/O	GV <sub>DD</sub>	_
D1_MECC4	Error Correcting Code	J8	I/O	GV <sub>DD</sub>	_
D1_MECC5	Error Correcting Code	J7	I/O	GV <sub>DD</sub>	_
D1_MECC6	Error Correcting Code	L7	I/O	GV <sub>DD</sub>	_
D1_MECC7	Error Correcting Code	L9	I/O	GV <sub>DD</sub>	_
D1_MAPAR_ERR	Address Parity Error	N8	I	GV <sub>DD</sub>	4
D1_MAPAR_OUT	Address Parity Out	Y7	0	GV <sub>DD</sub>	_
D1_MDM0	Data Mask	A16	0	GV <sub>DD</sub>	_
D1_MDM1	Data Mask	D14	0	GV <sub>DD</sub>	_
D1_MDM2	Data Mask	D11	0	GV <sub>DD</sub>	_
D1_MDM3	Data Mask	G11	0	GV <sub>DD</sub>	_
D1_MDM4	Data Mask	AD7	0	GV <sub>DD</sub>	_
D1_MDM5	Data Mask	AH8	0	GV <sub>DD</sub>	_
D1_MDM6	Data Mask	AL11	0	GV <sub>DD</sub>	_
D1_MDM7	Data Mask	AT10	0	GV <sub>DD</sub>	_
D1_MDM8	Data Mask	K8	0	GV <sub>DD</sub>	_
D1_MDQS0	Data Strobe	C16	I/O	GV <sub>DD</sub>	_
D1_MDQS1	Data Strobe	G14	I/O	GV <sub>DD</sub>	_
D1_MDQS2	Data Strobe	D9	I/O	GV <sub>DD</sub>	_
D1_MDQS3	Data Strobe	G9	I/O	GV <sub>DD</sub>	_
D1_MDQS4	Data Strobe	AD5	I/O	GV <sub>DD</sub>	_
D1_MDQS5	Data Strobe	AH6	I/O	GV <sub>DD</sub>	_
D1_MDQS6	Data Strobe	AM10	I/O	GV <sub>DD</sub>	_
D1_MDQS7	Data Strobe	AT12	I/O	GV <sub>DD</sub>	_
D1_MDQS8	Data Strobe	K6	I/O	GV <sub>DD</sub>	_
D1_MDQS0_B	Data Strobe	B16	I/O	GV <sub>DD</sub>	_
D1_MDQS1_B	Data Strobe	F14	I/O	GV <sub>DD</sub>	_
D1_MDQS2_B	Data Strobe	D8	I/O	GV <sub>DD</sub>	_
D1_MDQS3_B	Data Strobe	G8	I/O	GV <sub>DD</sub>	_
D1_MDQS4_B	Data Strobe	AD4	I/O	GV <sub>DD</sub>	_
D1_MDQS5_B	Data Strobe	AH5	I/O	GV <sub>DD</sub>	_
D1_MDQS6_B	Data Strobe	AM9	I/O	GV <sub>DD</sub>	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D1_MDQS7_B	Data Strobe	AT11	I/O	GV <sub>DD</sub>	_
D1_MDQS8_B	Data Strobe	K5	I/O	GV <sub>DD</sub>	_
D1_MBA0	Bank Select	AA8	0	GV <sub>DD</sub>	_
D1_MBA1	Bank Select	Y10	0	GV <sub>DD</sub>	
D1_MBA2	Bank Select	M8	0	GV <sub>DD</sub>	_
D1_MA00	Address	Y9	0	GV <sub>DD</sub>	
D1_MA01	Address	U6	0	GV <sub>DD</sub>	
D1_MA02	Address	U7	0	GV <sub>DD</sub>	
D1_MA03	Address	U9	0	GV <sub>DD</sub>	
D1_MA04	Address	U10	0	GV <sub>DD</sub>	
D1_MA05	Address	Т8	0	GV <sub>DD</sub>	_
D1_MA06	Address	Т9	0	GV <sub>DD</sub>	_
D1_MA07	Address	R8	0	GV <sub>DD</sub>	_
D1_MA08	Address	R7	0	GV <sub>DD</sub>	_
D1_MA09	Address	P6	0	GV <sub>DD</sub>	_
D1_MA10	Address	AA7	0	GV <sub>DD</sub>	_
D1_MA11	Address	P7	0	GV <sub>DD</sub>	_
D1_MA12	Address	N6	0	GV <sub>DD</sub>	_
D1_MA13	Address	AE8	0	GV <sub>DD</sub>	
D1_MA14	Address	M7	0	GV <sub>DD</sub>	_
D1_MA15	Address	L6	0	GV <sub>DD</sub>	_
D1_MWE_B	Write Enable	AB8	0	GV <sub>DD</sub>	_
D1_MRAS_B	Row Address Strobe	AA10	0	GV <sub>DD</sub>	_
D1_MCAS_B	Column Address Strobe	AC10	0	GV <sub>DD</sub>	_
D1_MCS0_B	Chip Select	AC9	0	GV <sub>DD</sub>	_
D1_MCS1_B	Chip Select	AE9	0	GV <sub>DD</sub>	_
D1_MCS2_B	Chip Select	AB9	0	GV <sub>DD</sub>	_
D1_MCS3_B	Chip Select	AF9	0	GV <sub>DD</sub>	
D1_MCKE0	Clock Enable	P10	0	GV <sub>DD</sub>	_
D1_MCKE1	Clock Enable	R10	0	GV <sub>DD</sub>	_
D1_MCKE2	Clock Enable	P9	0	GV <sub>DD</sub>	_
D1_MCKE3	Clock Enable	N9	0	GV <sub>DD</sub>	_
D1_MCK0	Clock	W6	0	GV <sub>DD</sub>	_
D1_MCK1	Clock	V6	0	GV <sub>DD</sub>	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D1_MCK2	Clock	V8	0	GV <sub>DD</sub>	
D1_MCK3	Clock	W9	0	GV <sub>DD</sub>	_
D1_MCK4	Clock	F1	0	GV <sub>DD</sub>	_
D1_MCK5	Clock	AL1	0	GV <sub>DD</sub>	
D1_MCK0_B	Clock Complements	W5	0	GV <sub>DD</sub>	_
D1_MCK1_B	Clock Complements	V5	0	GV <sub>DD</sub>	_
D1_MCK2_B	Clock Complements	V9	0	GV <sub>DD</sub>	
D1_MCK3_B	Clock Complements	W8	0	GV <sub>DD</sub>	_
D1_MCK4_B	Clock Complements	F2	0	GV <sub>DD</sub>	_
D1_MCK5_B	Clock Complements	AL2	0	GV <sub>DD</sub>	_
D1_MODT0	On Die Termination	AD10	0	GV <sub>DD</sub>	_
D1_MODT1	On Die Termination	AG10	0	GV <sub>DD</sub>	_
D1_MODT2	On Die Termination	AD8	0	GV <sub>DD</sub>	
D1_MODT3	On Die Termination	AF10	0	GV <sub>DD</sub>	_
D1_MDIC0	Driver Impedance Calibration	T6	I/O	GV <sub>DD</sub>	16
D1_MDIC1	Driver Impedance Calibration	AA5	I/O	GV <sub>DD</sub>	16
	DDR SDRAM Memory Interface 2	•	•		
D2_MDQ00	Data	C13	I/O	GV <sub>DD</sub>	_
D2_MDQ01	Data	A12	I/O	GV <sub>DD</sub>	_
D2_MDQ02	Data	B9	I/O	GV <sub>DD</sub>	_
D2_MDQ03	Data	A8	I/O	GV <sub>DD</sub>	_
D2_MDQ04	Data	A13	I/O	GV <sub>DD</sub>	_
D2_MDQ05	Data	B13	I/O	GV <sub>DD</sub>	_
D2_MDQ06	Data	B10	I/O	GV <sub>DD</sub>	_
D2_MDQ07	Data	A9	I/O	GV <sub>DD</sub>	_
D2_MDQ08	Data	A7	I/O	GV <sub>DD</sub>	
D2_MDQ09	Data	D6	I/O	GV <sub>DD</sub>	_
D2_MDQ10	Data	A4	I/O	GV <sub>DD</sub>	_
D2_MDQ11	Data	B4	I/O	GV <sub>DD</sub>	_
D2_MDQ12	Data	C7	I/O	GV <sub>DD</sub>	_
D2_MDQ13	Data	B7	I/O	GV <sub>DD</sub>	_
D2_MDQ14	Data	C5	I/O	GV <sub>DD</sub>	_
D2_MDQ15	Data	D5	I/O	GV <sub>DD</sub>	_
D2_MDQ16	Data	B1	I/O	GV <sub>DD</sub>	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D2_MDQ17	Data	В3	I/O	GV <sub>DD</sub>	_
D2_MDQ18	Data	D3	I/O	GV <sub>DD</sub>	_
D2_MDQ19	Data	E1	I/O	GV <sub>DD</sub>	_
D2_MDQ20	Data	A3	I/O	GV <sub>DD</sub>	
D2_MDQ21	Data	A2	I/O	GV <sub>DD</sub>	_
D2_MDQ22	Data	D1	I/O	GV <sub>DD</sub>	_
D2_MDQ23	Data	D2	I/O	GV <sub>DD</sub>	_
D2_MDQ24	Data	F4	I/O	GV <sub>DD</sub>	_
D2_MDQ25	Data	F5	I/O	GV <sub>DD</sub>	_
D2_MDQ26	Data	H4	I/O	GV <sub>DD</sub>	_
D2_MDQ27	Data	H6	I/O	GV <sub>DD</sub>	_
D2_MDQ28	Data	E4	I/O	GV <sub>DD</sub>	_
D2_MDQ29	Data	E3	I/O	GV <sub>DD</sub>	_
D2_MDQ30	Data	H3	I/O	GV <sub>DD</sub>	_
D2_MDQ31	Data	H1	I/O	GV <sub>DD</sub>	_
D2_MDQ32	Data	AG4	I/O	GV <sub>DD</sub>	_
D2_MDQ33	Data	AG2	I/O	GV <sub>DD</sub>	_
D2_MDQ34	Data	AJ3	I/O	GV <sub>DD</sub>	_
D2_MDQ35	Data	AJ1	I/O	GV <sub>DD</sub>	_
D2_MDQ36	Data	AF4	I/O	GV <sub>DD</sub>	_
D2_MDQ37	Data	AF3	I/O	GV <sub>DD</sub>	_
D2_MDQ38	Data	AH1	I/O	GV <sub>DD</sub>	_
D2_MDQ39	Data	AJ4	I/O	GV <sub>DD</sub>	_
D2_MDQ40	Data	AL6	I/O	GV <sub>DD</sub>	_
D2_MDQ41	Data	AL5	I/O	GV <sub>DD</sub>	_
D2_MDQ42	Data	AN4	I/O	GV <sub>DD</sub>	_
D2_MDQ43	Data	AN5	I/O	GV <sub>DD</sub>	_
D2_MDQ44	Data	AK5	I/O	GV <sub>DD</sub>	_
D2_MDQ45	Data	AK4	I/O	GV <sub>DD</sub>	_
D2_MDQ46	Data	AM6	I/O	GV <sub>DD</sub>	_
D2_MDQ47	Data	AM7	I/O	GV <sub>DD</sub>	_
D2_MDQ48	Data	AN1	I/O	GV <sub>DD</sub>	_
D2_MDQ49	Data	AP3	I/O	GV <sub>DD</sub>	_
D2_MDQ50	Data	AT1	I/O	$GV_DD$	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D2_MDQ51	Data	AT2	I/O	GV <sub>DD</sub>	_
D2_MDQ52	Data	AM1	I/O	GV <sub>DD</sub>	_
D2_MDQ53	Data	AN2	I/O	GV <sub>DD</sub>	_
D2_MDQ54	Data	AR3	I/O	GV <sub>DD</sub>	_
D2_MDQ55	Data	AT3	I/O	GV <sub>DD</sub>	_
D2_MDQ56	Data	AP5	I/O	GV <sub>DD</sub>	_
D2_MDQ57	Data	AT5	I/O	GV <sub>DD</sub>	
D2_MDQ58	Data	AP8	I/O	GV <sub>DD</sub>	_
D2_MDQ59	Data	AT8	I/O	GV <sub>DD</sub>	_
D2_MDQ60	Data	AR4	I/O	GV <sub>DD</sub>	
D2_MDQ61	Data	AT4	I/O	GV <sub>DD</sub>	_
D2_MDQ62	Data	AR7	I/O	GV <sub>DD</sub>	_
D2_MDQ63	Data	AT7	I/O	GV <sub>DD</sub>	_
D2_MECC0	Error Correcting Code	J1	I/O	GV <sub>DD</sub>	_
D2_MECC1	Error Correcting Code	КЗ	I/O	GV <sub>DD</sub>	_
D2_MECC2	Error Correcting Code	M5	I/O	GV <sub>DD</sub>	_
D2_MECC3	Error Correcting Code	N5	I/O	GV <sub>DD</sub>	_
D2_MECC4	Error Correcting Code	J4	I/O	GV <sub>DD</sub>	_
D2_MECC5	Error Correcting Code	J2	I/O	GV <sub>DD</sub>	_
D2_MECC6	Error Correcting Code	L3	I/O	GV <sub>DD</sub>	_
D2_MECC7	Error Correcting Code	L4	I/O	GV <sub>DD</sub>	
D2_MAPAR_ERR_B	Address Parity Error	N2	I	GV <sub>DD</sub>	4
D2_MAPAR_OUT	Address Parity Out	Y1	0	GV <sub>DD</sub>	_
D2_MDM0	Data Mask	B12	0	GV <sub>DD</sub>	_
D2_MDM1	Data Mask	B6	0	GV <sub>DD</sub>	_
D2_MDM2	Data Mask	C4	0	GV <sub>DD</sub>	_
D2_MDM3	Data Mask	G3	0	GV <sub>DD</sub>	_
D2_MDM4	Data Mask	AG1	0	GV <sub>DD</sub>	_
D2_MDM5	Data Mask	AL3	0	GV <sub>DD</sub>	_
D2_MDM6	Data Mask	AP2	0	GV <sub>DD</sub>	_
D2_MDM7	Data Mask	AP6	0	GV <sub>DD</sub>	_
D2_MDM8	Data Mask	K2	0	GV <sub>DD</sub>	_
D2_MDQS0	Data Strobe	A10	I/O	GV <sub>DD</sub>	_
D2_MDQS1	Data Strobe	A5	I/O	$GV_DD$	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D2_MDQS2	Data Strobe	C2	I/O	GV <sub>DD</sub>	_
D2_MDQS3	Data Strobe	G6	I/O	GV <sub>DD</sub>	_
D2_MDQS4	Data Strobe	AH2	I/O	GV <sub>DD</sub>	_
D2_MDQS5	Data Strobe	AM4	I/O	GV <sub>DD</sub>	_
D2_MDQS6	Data Strobe	AR1	I/O	GV <sub>DD</sub>	_
D2_MDQS7	Data Strobe	AR6	I/O	GV <sub>DD</sub>	_
D2_MDQS8	Data Strobe	L1	I/O	GV <sub>DD</sub>	_
D2_MDQS0_B	Data Strobe	A11	I/O	GV <sub>DD</sub>	_
D2_MDQS1_B	Data Strobe	A6	I/O	GV <sub>DD</sub>	_
D2_MDQS2_B	Data Strobe	C1	I/O	GV <sub>DD</sub>	_
D2_MDQS3_B	Data Strobe	G5	I/O	GV <sub>DD</sub>	_
D2_MDQS4_B	Data Strobe	AH3	I/O	GV <sub>DD</sub>	_
D2_MDQS5_B	Data Strobe	AM3	I/O	GV <sub>DD</sub>	_
D2_MDQS6_B	Data Strobe	AP1	I/O	GV <sub>DD</sub>	_
D2_MDQS7_B	Data Strobe	AT6	I/O	GV <sub>DD</sub>	_
D2_MDQS8_B	Data Strobe	K1	I/O	GV <sub>DD</sub>	_
D2_MBA0	Bank Select	AA3	0	GV <sub>DD</sub>	_
D2_MBA1	Bank Select	AA1	0	GV <sub>DD</sub>	_
D2_MBA2	Bank Select	M1	0	GV <sub>DD</sub>	_
D2_MA00	Address	Y4	0	GV <sub>DD</sub>	_
D2_MA01	Address	U1	0	GV <sub>DD</sub>	_
D2_MA02	Address	U4	0	GV <sub>DD</sub>	_
D2_MA03	Address	T1	0	GV <sub>DD</sub>	_
D2_MA04	Address	T2	0	GV <sub>DD</sub>	_
D2_MA05	Address	Т3	0	GV <sub>DD</sub>	_
D2_MA06	Address	R1	0	GV <sub>DD</sub>	_
D2_MA07	Address	R4	0	GV <sub>DD</sub>	_
D2_MA08	Address	R2	0	GV <sub>DD</sub>	_
D2_MA09	Address	P1	0	GV <sub>DD</sub>	_
D2_MA10	Address	AA2	0	GV <sub>DD</sub>	_
D2_MA11	Address	P3	0	GV <sub>DD</sub>	_
D2_MA12	Address	N1	0	GV <sub>DD</sub>	_
D2_MA13	Address	AC4	0	GV <sub>DD</sub>	_
D2_MA14	Address	N3	0	GV <sub>DD</sub>	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
D2_MA15	Address	M2	0	GV <sub>DD</sub>	_
D2_MWE_B	Write Enable	AB2	0	GV <sub>DD</sub>	_
D2_MRAS_B	Row Address Strobe	AB1	0	GV <sub>DD</sub>	_
D2_MCAS_B	Column Address Strobe	AC3	0	GV <sub>DD</sub>	_
D2_MCS0_B	Chip Select	AC1	0	GV <sub>DD</sub>	_
D2_MCS1_B	Chip Select	AE1	0	GV <sub>DD</sub>	_
D2_MCS2_B	Chip Select	AB3	0	GV <sub>DD</sub>	_
D2_MCS3_B	Chip Select	AE2	0	GV <sub>DD</sub>	_
D2_MCKE0	Clock Enable	R5	0	GV <sub>DD</sub>	_
D2_MCKE1	Clock Enable	T5	0	GV <sub>DD</sub>	_
D2_MCKE2	Clock Enable	P4	0	GV <sub>DD</sub>	_
D2_MCKE3	Clock Enable	M4	0	GV <sub>DD</sub>	_
D2_MCK0	Clock	W3	0	GV <sub>DD</sub>	_
D2_MCK1	Clock	V3	0	GV <sub>DD</sub>	_
D2_MCK2	Clock	V1	0	GV <sub>DD</sub>	_
D2_MCK3	Clock	W2	0	GV <sub>DD</sub>	_
D2_MCK4	Clock	G1	0	GV <sub>DD</sub>	_
D2_MCK5	Clock	AK2	0	GV <sub>DD</sub>	_
D2_MCK0_B	Clock Complements	W4	0	GV <sub>DD</sub>	_
D2_MCK1_B	Clock Complements	V4	0	GV <sub>DD</sub>	_
D2_MCK2_B	Clock Complements	V2	0	GV <sub>DD</sub>	_
D2_MCK3_B	Clock Complements	W1	0	GV <sub>DD</sub>	_
D2_MCK4_B	Clock Complements	G2	0	GV <sub>DD</sub>	_
D2_MCK5_B	Clock Complements	AK1	0	GV <sub>DD</sub>	_
D2_MODT0	On Die Termination	AD2	0	GV <sub>DD</sub>	_
D2_MODT1	On Die Termination	AF1	0	GV <sub>DD</sub>	_
D2_MODT2	On Die Termination	AD1	0	GV <sub>DD</sub>	_
D2_MODT3	On Die Termination	AE3	0	GV <sub>DD</sub>	_
D2_MDIC0	Driver Impedance Calibration	AA4	I/O	GV <sub>DD</sub>	16
D2_MDIC1	Driver Impedance Calibration	Y6	I/O	GV <sub>DD</sub>	16
	Local Bus Controller Interface		ı		
LAD00	Muxed Data/Address	K26	I/O	BV <sub>DD</sub>	3
LAD01	Muxed Data/Address	L26	I/O	BV <sub>DD</sub>	3
LAD02	Muxed Data/Address	J26	I/O	BV <sub>DD</sub>	3

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
LAD03	Muxed Data/Address	H25	I/O	BV <sub>DD</sub>	3
LAD04	Muxed Data/Address	F25	I/O	$BV_DD$	3
LAD05	Muxed Data/Address	H24	I/O	$BV_DD$	3
LAD06	Muxed Data/Address	G24	I/O	$BV_DD$	3
LAD07	Muxed Data/Address	G23	I/O	$BV_DD$	3
LAD08	Muxed Data/Address	E23	I/O	BV <sub>DD</sub>	3
LAD09	Muxed Data/Address	D23	I/O	$BV_DD$	3
LAD10	Muxed Data/Address	J22	I/O	$BV_DD$	3
LAD11	Muxed Data/Address	G22	I/O	BV <sub>DD</sub>	3
LAD12	Muxed Data/Address	F19	I/O	$BV_DD$	3
LAD13	Muxed Data/Address	J18	I/O	$BV_DD$	3
LAD14	Muxed Data/Address	K18	I/O	BV <sub>DD</sub>	3
LAD15	Muxed Data/Address	J17	I/O	BV <sub>DD</sub>	3
LDP0	Data Parity	J24	I/O	$BV_DD$	_
LDP1	Data Parity	K23	I/O	$BV_DD$	_
LA16	Address	J25	0	BV <sub>DD</sub>	3, 30
LA17	Address	G25	0	$BV_DD$	3, 30
LA18	Address	H23	0	BV <sub>DD</sub>	3, 30
LA19	Address	F22	0	BV <sub>DD</sub>	3, 30
LA20	Address	H22	0	BV <sub>DD</sub>	3, 30
LA21	Address	E21	0	BV <sub>DD</sub>	3, 30
LA22	Address	F21	0	$BV_DD$	3, 30
LA23	Address	H21	0	BV <sub>DD</sub>	3, 4
LA24	Address	K21	0	BV <sub>DD</sub>	3, 4, 33
LA25	Address	G20	0	$BV_DD$	3, 30
LA26	Address	J20	0	$BV_DD$	_
LA27	Address	K20	0	BV <sub>DD</sub>	_
LA28	Address	G19	0	BV <sub>DD</sub>	_
LA29	Address	H19	0	BV <sub>DD</sub>	_
LA30	Address	J19	0	$BV_DD$	_
LA31	Address	G18	0	BV <sub>DD</sub>	_
LCS0_B	Chip Selects	D19	0	BV <sub>DD</sub>	5
LCS1_B	Chip Selects	D20	0	BV <sub>DD</sub>	5
LCS2_B	Chip Selects	E20	0	BV <sub>DD</sub>	5

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
LCS3_B	Chip Selects	D21	0	BV <sub>DD</sub>	5
LCS4_B	Chip Selects	D22	0	BV <sub>DD</sub>	5
LCS5_B	Chip Selects	B23	0	BV <sub>DD</sub>	5
LCS6_B	Chip Selects	F24	0	BV <sub>DD</sub>	5
LCS7_B	Chip Selects	G26	0	BV <sub>DD</sub>	5
LWE0_B	Write Enable	D24	0	BV <sub>DD</sub>	_
LWE1_B	Write Enable	A24	0	$BV_{DD}$	_
LBCTL	Buffer Control	C22	0	BV <sub>DD</sub>	_
LALE	Address Latch Enable	A23	I/O	BV <sub>DD</sub>	_
LGPL0	UPM General Purpose Line 0/ LFCLE—FCM	B25	0	BV <sub>DD</sub>	3, 4
LGPL1	UPM General Purpose Line 1/ LFALE—FCM	E25	0	BV <sub>DD</sub>	3, 4
LGPL2	UPM General Purpose Line 2/ LOE—Output Enable	D25	0	BV <sub>DD</sub>	3, 4
LGPL3	UPM General Purpose Line 3/ LFWP—FCM	H26	0	BV <sub>DD</sub>	3, 4
LGPL4	UPM General Purpose Line 4/ LGTA—FCM	C25	I/O	BV <sub>DD</sub>	35
LGPL5	UPM General Purpose Line 5 / Amux	E26	0	$BV_{DD}$	3, 4
LCLK0	Local Bus Clock	C24	0	$BV_{DD}$	_
LCLK1	Local Bus Clock	C23	0	$BV_{DD}$	_
	DMA				
DMA1_DREQ0_B/GPIO18	DMA1 Channel 0 Request	AP21	I	$OV_{DD}$	25
DMA1_DACK0_B/GPIO19	DMA1 Channel 0 Acknowledge	AL19	0	OV <sub>DD</sub>	25
DMA1_DDONE0_B	DMA1 Channel 0 Done	AN21	0	OV <sub>DD</sub>	4, 26
DMA2_DREQ0_B/GPIO20/ALT_MDVAL	DMA2 Channel 0 Request	AJ20	I	OV <sub>DD</sub>	25
DMA2_DACK0_B/EVT7_B/ ALT_MDSRCID0	DMA2 Channel 0 Acknowledge	AG19	0	OV <sub>DD</sub>	25
DMA2_DDONE0_B/EVT8_B/ ALT_MDSRCID1	DMA2 Channel 0 Done	AP20	0	OV <sub>DD</sub>	25
	USB Host Port 1		1		
USB1_D7/EC1_TXD3	USB1 Data bits	AP36	I/O	LV <sub>DD</sub>	3, 30
USB1_D6/EC1_TXD2	USB1 Data bits	AT34	I/O	LV <sub>DD</sub>	3, 30
USB1_D5/EC1_TXD1	USB1 Data bits	AR34	I/O	LV <sub>DD</sub>	3, 30
USB1_D4/EC1_TXD0	USB1 Data bits	AT35	I/O	LV <sub>DD</sub>	3, 30

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
USB1_D3/EC1_RXD3	USB1 Data bits	AM33	I/O	LV <sub>DD</sub>	26
USB1_D2/EC1_RXD2	USB1 Data bits	AN34	I/O	LV <sub>DD</sub>	26
USB1_D1/EC1_RXD1	USB1 Data bits	AN35	I/O	LV <sub>DD</sub>	26
USB1_D0/EC1_RXD0	USB1 Data bits	AN36	I/O	LV <sub>DD</sub>	26
USB1_STP/EC1_TX_EN	USB1 Stop	AR36	0	LV <sub>DD</sub>	_
USB1_NXT/EC1_RX_DV	USB1 Next data	AM34	I	LV <sub>DD</sub>	26
USB1_DIR/EC1_RX_CLK	USB1 Data Direction	AM36	I	LV <sub>DD</sub>	26
USB1_CLK/EC1_GTX_CLK	USB1 bus clock	AP35	I	LV <sub>DD</sub>	25
	USB Host Port 2				
USB2_D7/EC2_TXD3	USB2 Data bits	AT31	I/O	$LV_DD$	3, 30
USB2_D6/EC2_TXD2	USB2 Data bits	AP30	I/O	LV <sub>DD</sub>	3, 30
USB2_D5/EC2_TXD1	USB2 Data bits	AR30	I/O	LV <sub>DD</sub>	3, 30
USB2_D4/EC2_TXD0	USB2 Data bits	AT30	I/O	LV <sub>DD</sub>	3, 30
USB2_D3/EC2_RXD3	USB2 Data bits	AP33	I/O	LV <sub>DD</sub>	26
USB2_D2/EC2_RXD2	USB2 Data bits	AN32	I/O	LV <sub>DD</sub>	26
USB2_D1/EC2_RXD1	USB2 Data bits	AP32	I/O	LV <sub>DD</sub>	26
USB2_D0/EC2_RXD0	USB2 Data bits	AT32	I/O	LV <sub>DD</sub>	26
USB2_STP/EC2_TX_EN	USB2 Stop	AR31	0	LV <sub>DD</sub>	_
USB2_NXT/EC2_RX_DV	USB2 Next data	AR33	I	LV <sub>DD</sub>	26
USB2_DIR/EC2_RX_CLK	USB2 Data Direction	AT33	I	LV <sub>DD</sub>	26
USB2_CLK/EC2_GTX_CLK	USB2 bus clock	AN31	I	LV <sub>DD</sub>	25
	Programmable Interrupt Controller		•		
IRQ00	External Interrupts	AJ16	I	$OV_{DD}$	_
IRQ01	External Interrupts	AH16	I	$OV_{DD}$	_
IRQ02	External Interrupts	AK12	I	$OV_{DD}$	_
IRQ03/GPIO21	External Interrupts	AJ15	I	$OV_{DD}$	25
IRQ04/GPIO22	External Interrupts	AH17	I	$OV_{DD}$	25
IRQ05/GPIO23	External Interrupts	AJ13	I	$OV_{DD}$	25
IRQ06/GPIO24	External Interrupts	AG17	I	$OV_{DD}$	25
IRQ07/GPIO25	External Interrupts	AM13	I	$OV_{DD}$	25
IRQ08/GPIO26	External Interrupts	AG13	I	$OV_{DD}$	25
IRQ09/GPIO27	External Interrupts	AK11	I	$OV_{DD}$	25
IRQ10/GPIO28	External Interrupts	AH14	I	OV <sub>DD</sub>	25
IRQ11/GPIO29	External Interrupts	AL12	I	$OV_{DD}$	25

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
IRQ_OUT_B/EVT9_B	Interrupt Output	AK14	0	$OV_{DD}$	1, 2, 25
TMP_DETECT_B	Tamper Detect	AN19	I	$OV_DD$	26
	eSDHC				
SDHC_CMD	Command/Response	AG23	I/O	$OV_DD$	_
SDHC_DAT0	Data	AP24	I/O	$OV_{DD}$	_
SDHC_DAT1	Data	AT24	I/O	OV <sub>DD</sub>	_
SDHC_DAT2	Data	AM23	I/O	$OV_{DD}$	_
SDHC_DAT3	Data	AG22	I/O	$OV_{DD}$	_
SDHC_DAT4/SPI_CS0_B	Data	AN29	I/O	CV <sub>DD</sub>	25, 32
SDHC_DAT5/SPI_CS1_B	Data	AJ28	I/O	CV <sub>DD</sub>	25, 32
SDHC_DAT6/SPI_CS2_B	Data	AR29	I/O	CV <sub>DD</sub>	25, 32
SDHC_DAT7/SPI_CS3_B	Data	AM29	I/O	CV <sub>DD</sub>	25, 32
SDHC_CLK	Host to Card Clock	AL23	0	OV <sub>DD</sub>	_
SDHC_CD_B/IIC3_SCL/GPIO16	Card Detection	AK13	ı	OV <sub>DD</sub>	25, 26
SDHC_WP/IIC3_SDA/GPIO17	Card Write Protection	AM14	I	OV <sub>DD</sub>	25, 26
	eSPI				
SPI_MOSI	Master Out Slave In	AT29	I/O	$CV_{DD}$	_
SPI_MISO	Master In Slave Out	AH28	I	CV <sub>DD</sub>	_
SPI_CLK	eSPI clock	AK29	0	CV <sub>DD</sub>	_
SPI_CS0_B/SDHC_DAT4	eSPI chip select	AN29	0	CV <sub>DD</sub>	25
SPI_CS1_B/SDHC_DAT5	eSPI chip select	AJ28	0	CV <sub>DD</sub>	25
SPI_CS2_B/SDHC_DAT6	eSPI chip select	AR29	0	CV <sub>DD</sub>	25
SPI_CS3_B/SDHC_DAT7	eSPI chip select	AM29	0	$CV_{DD}$	25
	IEEE 1588				
TSEC_1588_CLK_IN	Clock In	AL35	I	LV <sub>DD</sub>	_
TSEC_1588_TRIG_IN1	Trigger In 1	AL36	I	LV <sub>DD</sub>	_
TSEC_1588_TRIG_IN2	Trigger In 2	AK36	I	LV <sub>DD</sub>	_
TSEC_1588_ALARM_OUT1	Alarm Out 1	AJ36	0	LV <sub>DD</sub>	_
TSEC_1588_ALARM_OUT2/GPIO30	Alarm Out 2	AK35	0	LV <sub>DD</sub>	25
TSEC_1588_CLK_OUT	Clock Out	AM30	0	LV <sub>DD</sub>	_
TSEC_1588_PULSE_OUT1	Pulse Out1	AL30	0	LV <sub>DD</sub>	_
TSEC_1588_PULSE_OUT2/GPIO31	Pulse Out2	AJ34	0	LV <sub>DD</sub>	25
	Ethernet MII Management Interface 1	•	-		

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
EMI1_MDC	Management Data Clock	AJ33	0	LV <sub>DD</sub>	_
EMI1_MDIO	Management Data In/Out	AL32	I/O	LV <sub>DD</sub>	_
	Ethernet MII Management Interface	2			
EMI2_MDC	Management Data Clock	AK30	0	1.2 V	2, 18, 21
EMI2_MDIO	Management Data In/Out	AJ30	I/O	1.2 V	2, 18, 21
	Ethernet Reference Clock				
EC_GTX_CLK125	Reference Clock	AK34	I	LV <sub>DD</sub>	26
	Ethernet External Timestamping	1	1		
EC_XTRNL_TX_STMP1	External Timestamp Transmit 1	AM31	I	LV <sub>DD</sub>	_
EC_XTRNL_RX_STMP1	External Timestamp Receive 1	AK32	I	LV <sub>DD</sub>	_
EC_XTRNL_TX_STMP2	External Timestamp Transmit 2	AJ31	I	LV <sub>DD</sub>	_
EC_XTRNL_RX_STMP2	External Timestamp Receive 2	AK31	I	LV <sub>DD</sub>	_
	Three-Speed Ethernet Controller 1	1	1		
EC1_TXD3/USB1_D7	Transmit Data	AP36	0	LV <sub>DD</sub>	3, 25, 30
EC1_TXD2/USB1_D6	Transmit Data	AT34	0	LV <sub>DD</sub>	3, 25, 30
EC1_TXD1/USB1_D5	Transmit Data	AR34	0	LV <sub>DD</sub>	3, 25, 30
EC1_TXD0/USB1_D4	Transmit Data	AT35	0	LV <sub>DD</sub>	3, 25, 30
EC1_TX_EN/USB1_STP	Transmit Enable	AR36	0	LV <sub>DD</sub>	15
EC1_GTX_CLK/USB1_CLK	Transmit Clock Out	AP35	0	LV <sub>DD</sub>	25
EC1_RXD3/USB1_D3	Receive Data	AM33	I	LV <sub>DD</sub>	25, 26
EC1_RXD2/USB1_D2	Receive Data	AN34	I	LV <sub>DD</sub>	25, 26
EC1_RXD1/USB1_D1	Receive Data	AN35	I	LV <sub>DD</sub>	25, 26
EC1_RXD0/USB1_D0	Receive Data	AN36	I	LV <sub>DD</sub>	25, 26
EC1_RX_DV/USB1_NXT	Receive Data Valid	AM34	I	LV <sub>DD</sub>	26
EC1_RX_CLK/USB1_DIR	Receive Clock	AM36	I	LV <sub>DD</sub>	26
	Three-Speed Ethernet Controller 2				
EC2_TXD3/USB2_D7	Transmit Data	AT31	0	LV <sub>DD</sub>	3, 25, 30
EC2_TXD2/USB2_D6	Transmit Data	AP30	0	LV <sub>DD</sub>	3, 25, 30

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
EC2_TXD1/USB2_D5	Transmit Data	AR30	0	LV <sub>DD</sub>	3, 25, 30
EC2_TXD0/USB2_D4	Transmit Data	AT30	0	LV <sub>DD</sub>	3, 25, 30
EC2_TX_EN/USB2_STP	Transmit Enable	AR31	0	LV <sub>DD</sub>	15
EC2_GTX_CLK/USB2_CLK	Transmit Clock Out	AN31	0	LV <sub>DD</sub>	25
EC2_RXD3/USB2_D3	Receive Data	AP33	I	LV <sub>DD</sub>	25, 26
EC2_RXD2/USB2_D2	Receive Data	AN32	I	LV <sub>DD</sub>	25, 26
EC2_RXD1/USB2_D1	Receive Data	AP32	I	LV <sub>DD</sub>	25, 26
EC2_RXD0/USB2_D0	Receive Data	AT32	I	LV <sub>DD</sub>	25, 26
EC2_RX_DV/USB2_NXT	Receive Data Valid	AR33	I	LV <sub>DD</sub>	26
EC2_RX_CLK/USB2_DIR	Receive Clock	AT33	I	LV <sub>DD</sub>	26
	DUART	ı	•		
UART1_SOUT/GPIO8	Transmit Data	AL22	0	OV <sub>DD</sub>	25
UART2_SOUT/GPIO9	Transmit Data	AJ22	0	OV <sub>DD</sub>	25
UART1_SIN/GPIO10	Receive Data	AR23	ı	OV <sub>DD</sub>	25
UART2_SIN/GPIO11	Receive Data	AN23	I	OV <sub>DD</sub>	25
UART1_RTS_B/UART3_SOUT/GPIO12	Ready to Send	AM22	0	OV <sub>DD</sub>	25
UART2_RTS_B/UART4_SOUT/GPIO13	Ready to Send	AK23	0	OV <sub>DD</sub>	25
UART1_CTS_B/UART3_SIN/GPIO14	Clear to Send	AP22	I	$OV_{DD}$	25
UART2_CTS_B/UART4_SIN/GPIO15	Clear to Send	AH23	I	$OV_{DD}$	25
	I <sup>2</sup> C Interface		•		
IIC1_SCL	Serial Clock	AH15	I/O	$OV_{DD}$	2, 14
IIC1_SDA	Serial Data	AN14	I/O	OV <sub>DD</sub>	2, 14
IIC2_SCL	Serial Clock	AM15	I/O	$OV_{DD}$	2, 14
IIC2_SDA	Serial Data	AL14	I/O	$OV_{DD}$	2, 14
IIC3_SCL/GPIO16/SDHC_CD_B	Serial Clock	AK13	I/O	$OV_{DD}$	2, 14
IIC3_SDA/GPIO17/SDHC_WP	Serial Data	AM14	I/O	$OV_{DD}$	2, 14
IIC4_SCL/EVT5_B	Serial Clock	AG14	I/O	$OV_{DD}$	2, 14
IIC4_SDA/EVT6_B	Serial Data	AL15	I/O	$OV_{DD}$	2, 14
Ser	Des (x18) PCIe, sRIO, Aurora, 10GE, 1GI	E		•	
SD_TX17	Transmit Data (positive)	AG31	0	$XV_{DD}$	
SD_TX16	Transmit Data (positive)	AE31	0	$XV_{DD}$	_
SD_TX15	Transmit Data (positive)	AB33	0	$XV_{DD}$	
L	I.	1			

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
SD_TX14	Transmit Data (positive)	AA31	0	$XV_{DD}$	_
SD_TX13	Transmit Data (positive)	Y29	0	$XV_{DD}$	_
SD_TX12	Transmit Data (positive)	W31	0	$XV_{DD}$	_
SD_TX11	Transmit Data (positive)	T30	0	$XV_{DD}$	_
SD_TX10	Transmit Data (positive)	P31	0	$XV_{DD}$	_
SD_TX09	Transmit Data (positive)	N33	0	$XV_{DD}$	_
SD_TX08	Transmit Data (positive)	M31	0	$XV_{DD}$	_
SD_TX07	Transmit Data (positive)	K31	0	$XV_{DD}$	_
SD_TX06	Transmit Data (positive)	J33	0	$XV_{DD}$	_
SD_TX05	Transmit Data (positive)	G33	0	$XV_{DD}$	_
SD_TX04	Transmit Data (positive)	D34	0	$XV_{DD}$	_
SD_TX03	Transmit Data (positive)	F31	0	$XV_{DD}$	_
SD_TX02	Transmit Data (positive)	H30	0	$XV_{DD}$	_
SD_TX01	Transmit Data (positive)	F29	0	$XV_{DD}$	_
SD_TX00	Transmit Data (positive)	H28	0	$XV_{DD}$	_
SD_TX17_B	Transmit Data (negative)	AG32	0	$XV_{DD}$	_
SD_TX16_B	Transmit Data (negative)	AE32	0	$XV_{DD}$	_
SD_TX15_B	Transmit Data (negative)	AB34	0	$XV_{DD}$	_
SD_TX14_B	Transmit Data (negative)	AA32	0	$XV_{DD}$	_
SD_TX13_B	Transmit Data (negative)	Y30	0	$XV_{DD}$	_
SD_TX12_B	Transmit Data (negative)	W32	0	$XV_{DD}$	_
SD_TX11_B	Transmit Data (negative)	T31	0	$XV_{DD}$	_
SD_TX10_B	Transmit Data (negative)	P32	0	$XV_{DD}$	_
SD_TX09_B	Transmit Data (negative)	N34	0	$XV_{DD}$	_
SD_TX08_B	Transmit Data (negative)	M32	0	$XV_{DD}$	_
SD_TX07_B	Transmit Data (negative)	K32	0	$XV_{DD}$	_
SD_TX06_B	Transmit Data (negative)	J34	0	$XV_{DD}$	_
SD_TX05_B	Transmit Data (negative)	F33	0	$XV_{DD}$	_
SD_TX04_B	Transmit Data (negative)	E34	0	$XV_{DD}$	_
SD_TX03_B	Transmit Data (negative)	E31	0	$XV_{DD}$	_
SD_TX02_B	Transmit Data (negative)	G30	0	$XV_{DD}$	_
SD_TX01_B	Transmit Data (negative)	E29	0	$XV_{DD}$	_
SD_TX00_B	Transmit Data (negative)	G28	0	$XV_{DD}$	_
SD_RX17	Receive Data (positive)	AG36	I	SV <sub>DD</sub>	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
SD_RX16	Receive Data (positive)	AF34	I	SV <sub>DD</sub>	_
SD_RX15	Receive Data (positive)	AC36	I	SV <sub>DD</sub>	_
SD_RX14	Receive Data (positive)	AA36	I	SV <sub>DD</sub>	_
SD_RX13	Receive Data (positive)	Y34	I	SV <sub>DD</sub>	_
SD_RX12	Receive Data (positive)	W36	I	SV <sub>DD</sub>	_
SD_RX11	Receive Data (positive)	T34	I	SV <sub>DD</sub>	_
SD_RX10	Receive Data (positive)	P36	I	SV <sub>DD</sub>	_
SD_RX09	Receive Data (positive)	M36	I	SV <sub>DD</sub>	_
SD_RX08	Receive Data (positive)	L34	I	SV <sub>DD</sub>	_
SD_RX07	Receive Data (positive)	K36	I	SV <sub>DD</sub>	_
SD_RX06	Receive Data (positive)	H36	I	SV <sub>DD</sub>	_
SD_RX05	Receive Data (positive)	F36	I	SV <sub>DD</sub>	_
SD_RX04	Receive Data (positive)	D36	I	SV <sub>DD</sub>	_
SD_RX03	Receive Data (positive)	A31	I	SV <sub>DD</sub>	_
SD_RX02	Receive Data (positive)	C30	I	SV <sub>DD</sub>	_
SD_RX01	Receive Data (positive)	A29	I	SV <sub>DD</sub>	_
SD_RX00	Receive Data (positive)	C28	I	SV <sub>DD</sub>	_
SD_RX17_B	Receive Data (negative)	AG35	I	SV <sub>DD</sub>	_
SD_RX16_B	Receive Data (negative)	AF33	I	SV <sub>DD</sub>	_
SD_RX15_B	Receive Data (negative)	AC35	I	SV <sub>DD</sub>	_
SD_RX14_B	Receive Data (negative)	AA35	I	SV <sub>DD</sub>	_
SD_RX13_B	Receive Data (negative)	Y33	I	SV <sub>DD</sub>	_
SD_RX12_B	Receive Data (negative)	W35	I	SV <sub>DD</sub>	_
SD_RX11_B	Receive Data (negative)	T33	I	SV <sub>DD</sub>	_
SD_RX10_B	Receive Data (negative)	P35	I	SV <sub>DD</sub>	_
SD_RX09_B	Receive Data (negative)	M35	I	SV <sub>DD</sub>	_
SD_RX08_B	Receive Data (negative)	L33	I	SV <sub>DD</sub>	_
SD_RX07_B	Receive Data (negative)	K35	I	SV <sub>DD</sub>	_
SD_RX06_B	Receive Data (negative)	H35	I	SV <sub>DD</sub>	_
SD_RX05_B	Receive Data (negative)	F35	I	SV <sub>DD</sub>	_
SD_RX04_B	Receive Data (negative)	C36	I	SV <sub>DD</sub>	_
SD_RX03_B	Receive Data (negative)	B31	I	SV <sub>DD</sub>	_
SD_RX02_B	Receive Data (negative)	D30	I	SV <sub>DD</sub>	_
SD_RX01_B	Receive Data (negative)	B29	I	SV <sub>DD</sub>	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
SD_RX00_B	Receive Data (negative)	D28	I	SV <sub>DD</sub>	_
SD_REF_CLK1	SerDes Bank 1 PLL Reference Clock	A35	I	$XV_{DD}$	_
SD_REF_CLK1_B	SerDes Bank 1 PLL Reference Clock Complement	B35	I	$XV_{DD}$	_
SD_REF_CLK2	SerDes Bank 2Reference Clock	V34	I	$XV_{DD}$	_
SD_REF_CLK2_B	SerDes Bank 2 Reference Clock Complement	V33	I	$XV_{DD}$	_
SD_REF_CLK3	SerDes Bank 2 and 3 PLL Reference Clock	AC32	I	$XV_{DD}$	31
SD_REF_CLK3_B	SerDes Bank 2 and 3 PLL Reference Clock Complement	AC31	I	$XV_{DD}$	31
	General-Purpose Input/Output	•	•		
GPIO00	General Purpose Input / Output	AL21	I/O	$OV_DD$	_
GPIO01	General Purpose Input / Output	AK22	I/O	$OV_{DD}$	_
GPIO02	General Purpose Input / Output	AM20	I/O	$OV_{DD}$	_
GPIO03	General Purpose Input / Output	AN20	I/O	$OV_{DD}$	_
GPIO04	General Purpose Input / Output	AH21	I/O	$OV_{DD}$	_
GPIO05	General Purpose Input / Output	AJ21	I/O	$OV_{DD}$	_
GPIO06	General Purpose Input / Output	AK21	I/O	$OV_{DD}$	_
GPIO07	General Purpose Input / Output	AG20	I/O	$OV_{DD}$	_
GPIO08/UART1_SOUT	General Purpose Input / Output	AL22	I/O	$OV_{DD}$	_
GPIO09/UART2_SOUT	General Purpose Input / Output	AJ22	I/O	$OV_{DD}$	_
GPIO10/UART1_SIN	General Purpose Input / Output	AR23	I/O	$OV_{DD}$	_
GPIO11/UART2_SIN	General Purpose Input / Output	AN23	I/O	$OV_{DD}$	_
GPIO12/UART1_RTS_B/UART3_SOUT	General Purpose Input / Output	AM22	I/O	$OV_{DD}$	_
GPIO13 /UART2_RTS_B/UART4_SOUT	General Purpose Input / Output	AK23	I/O	$OV_{DD}$	_
GPIO14/UART1_CTS_B/UART3_SIN	General Purpose Input / Output	AP22	I/O	$OV_{DD}$	_
GPIO15/UART2_CTS_B/UART4_SIN	General Purpose Input / Output	AH23	I/O	$OV_{DD}$	_
GPIO16/IIC3_SCL/SDHC_CD_B	General Purpose Input / Output	AK13	I/O	$OV_{DD}$	_
GPIO17/IIC3_SDA/SDHC_WP	General Purpose Input / Output	AM14	I/O	$OV_{DD}$	_
GPIO18/DMA1_DREQ0_B	General Purpose Input / Output	AP21	I/O	$OV_{DD}$	_
GPIO19/DMA1_DACK0_B	General Purpose Input / Output	AL19	I/O	OV <sub>DD</sub>	
GPIO20/DMA2_DREQ0_B/ALT_MDVAL	General Purpose Input / Output	AJ20	I/O	OV <sub>DD</sub>	_
GPIO21/IRQ3	General Purpose Input / Output	AJ15	I/O	$OV_{DD}$	_
GPIO22/IRQ4	General Purpose Input / Output	AH17	I/O	$OV_{DD}$	

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GPIO23/IRQ5	General Purpose Input / Output	AJ13	I/O	$OV_{DD}$	_
GPIO24/IRQ6	General Purpose Input / Output	AG17	I/O	OV <sub>DD</sub>	_
GPIO25/IRQ7	General Purpose Input / Output	AM13	I/O	OV <sub>DD</sub>	_
GPIO26/IRQ8	General Purpose Input / Output	AG13	I/O	OV <sub>DD</sub>	_
GPIO27/IRQ9	General Purpose Input / Output	AK11	I/O	OV <sub>DD</sub>	_
GPIO28/IRQ10	General Purpose Input / Output	AH14	I/O	$OV_{DD}$	_
GPIO29/IRQ11	General Purpose Input / Output	AL12	I/O	$OV_{DD}$	_
GPIO30/TSEC_1588_ALARM_OUT2	General Purpose Input / Output	AK35	I/O	LV <sub>DD</sub>	24
GPIO31/TSEC_1588_PULSE_OUT2	General Purpose Input / Output	AJ34	I/O	LV <sub>DD</sub>	24
	System Control				
PORESET_B	Power On Reset	AP17	I	$OV_{DD}$	_
HRESET_B	Hard Reset	AR17	I/O	OV <sub>DD</sub>	1, 2
RESET_REQ_B	Reset Request	AT16	0	OV <sub>DD</sub>	3, 30
CKSTP_OUT_B	Checkstop Out	AM19	0	OV <sub>DD</sub>	1, 2
	Debug		I		
EVT0_B	Event 0	AJ17	I/O	$OV_{DD}$	19
EVT1_B	Event 1	AK17	I/O	OV <sub>DD</sub>	_
EVT2_B	Event 2	AN16	I/O	OV <sub>DD</sub>	_
EVT3_B	Event 3	AK16	I/O	OV <sub>DD</sub>	_
EVT4_B	Event 4	AM16	I/O	OV <sub>DD</sub>	_
EVT5_B/IIC4_SCL	Event 5	AG14	I/O	$OV_{DD}$	_
EVT6_B/IIC4_SDA	Event 6	AL15	I/O	$OV_{DD}$	_
EVT7_B/DMA2_DACK0_B/ALT_MSRCID0	Event 7	AG19	I/O	$OV_{DD}$	_
EVT8_B/DMA2_DDONE0_B/ ALT_MSRCID1	Event 8	AP20	I/O	OV <sub>DD</sub>	_
EVT9_B/IRQ_OUT_B	Event 9	AK14	I/O	$OV_{DD}$	_
MDVAL	Debug Data Valid	AR15	0	$OV_{DD}$	_
MSRCID0	Debug Source ID 0	AH20	0	$OV_{DD}$	4, 19, 30
MSRCID1	Debug Source ID 1	AJ19	0	OV <sub>DD</sub>	3, 30
MSRCID2	Debug Source ID 2	AH18	0	OV <sub>DD</sub>	3, 30
ALT_MDVAL/DMA2_DREQ0_B/GPIO20	Alternate Debug Data Valid	AJ20	0	OV <sub>DD</sub>	25
ALT_MSRCID0/DMA2_DACK0_B/EVT7_B	Alternate Debug Source ID 0	AG19	0	OV <sub>DD</sub>	25
ALT_MSRCID1/DMA2_DDONE0_B/ EVT8_B	Alternate Debug Source ID 1	AP20	0	OV <sub>DD</sub>	25

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
CLK_OUT	Clock Out	AK20	0	OV <sub>DD</sub>	6
	Clock				
RTC	Real Time Clock	AN24	I	OV <sub>DD</sub>	_
SYSCLK	System Clock	AT23	I	OV <sub>DD</sub>	_
	JTAG	-			
TCK	Test Clock	AR22	I	$OV_{DD}$	_
TDI	Test Data In	AN17	I	OV <sub>DD</sub>	7
TDO	Test Data Out	AP15	0	OV <sub>DD</sub>	6
TMS	Test Mode Select	AR20	I	OV <sub>DD</sub>	7
TRST_B	Test Reset	AR19	1	OV <sub>DD</sub>	7
	DFT	-			
SCAN_MODE_B	Scan Mode	AL17	I	$OV_{DD}$	12
TEST_SEL_B	Test Mode Select	AT21	I	OV <sub>DD</sub>	12, 27
	Power Management	1			
ASLEEP	Asleep	AR21	0	OV <sub>DD</sub>	3, 30
	Input / Output Voltage Select	,			
IO_VSEL0	I/O Voltage Select	AL18	I	OV <sub>DD</sub>	29
IO_VSEL1	I/O Voltage Select	AP18	I	OV <sub>DD</sub>	29
IO_VSEL2	I/O Voltage Select	AK18	I	$OV_{DD}$	29
IO_VSEL3	I/O Voltage Select	AM18	I	$OV_{DD}$	29
IO_VSEL4	I/O Voltage Select	AH19	I	OV <sub>DD</sub>	29
	Power and Ground Signals		•		•
GND	Ground	C3	_	_	_
GND	Ground	B5	_	_	_
GND	Ground	F3	_	_	_
GND	Ground	E5	_	_	_
GND	Ground	D7	_	_	_
GND	Ground	C9	_		_
GND	Ground	B11	_	_	_
GND	Ground	J3	_	_	_
GND	Ground	H5	_	_	_
GND	Ground	G7	_	_	
GND	Ground	F9			_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND	Ground	E11	_	_	_
GND	Ground	D13	_	_	_
GND	Ground	C15	_	_	_
GND	Ground	K19	_	_	_
GND	Ground	B20	_	_	_
GND	Ground	B22	_	_	_
GND	Ground	E19	_	_	_
GND	Ground	L22	_	_	_
GND	Ground	J23	_	_	_
GND	Ground	A22	_	_	_
GND	Ground	L20	_	_	_
GND	Ground	A26	_	_	_
GND	Ground	A18	_	_	_
GND	Ground	E17	_	_	_
GND	Ground	F23	_	_	_
GND	Ground	J27	_	_	_
GND	Ground	F27	_	_	_
GND	Ground	G21	_	_	_
GND	Ground	K25	_	_	_
GND	Ground	B18	_	_	_
GND	Ground	L18	_	_	_
GND	Ground	J21	_	_	_
GND	Ground	M27	_	_	_
GND	Ground	G13	_	_	_
GND	Ground	F15	_	_	_
GND	Ground	H11	_	_	_
GND	Ground	J9	_	_	_
GND	Ground	K7	_	_	_
GND	Ground	L5	_	_	_
GND	Ground	М3	_	_	_
GND	Ground	R3	_	_	_
GND	Ground	P5	_	_	_
GND	Ground	N7	_	_	_
GND	Ground	M9	_	_	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND	Ground	V25	_	_	_
GND	Ground	R9	_	_	_
GND	Ground	T7	_	_	_
GND	Ground	U5	_	_	_
GND	Ground	U3	_	_	_
GND	Ground	Y3	_	_	_
GND	Ground	Y5	_	_	_
GND	Ground	W7	_	_	_
GND	Ground	V10	_	_	_
GND	Ground	AA9	_	_	_
GND	Ground	AB7	_	_	_
GND	Ground	AC5	_	_	_
GND	Ground	AD3	_	_	_
GND	Ground	AD9	_	_	_
GND	Ground	AE7	_	_	_
GND	Ground	AF5	_	_	_
GND	Ground	AG3	_	_	_
GND	Ground	AG9	_	_	_
GND	Ground	AH7	_	_	_
GND	Ground	AJ5	_	_	_
GND	Ground	AK3	_	_	_
GND	Ground	AN3	_	_	_
GND	Ground	AM5	_	_	_
GND	Ground	AL7	_	_	_
GND	Ground	AK9	_	_	_
GND	Ground	AJ11	_	_	_
GND	Ground	AH13	_	_	_
GND	Ground	AR5	_	_	_
GND	Ground	AP7	_	_	_
GND	Ground	AN9	_	_	_
GND	Ground	AM11	_	_	_
GND	Ground	AL13	_	_	_
GND	Ground	AK15	_	_	_
GND	Ground	AG18	_	_	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND	Ground	AR11	_	_	_
GND	Ground	AP13	_	_	_
GND	Ground	AN15	_	_	_
GND	Ground	AM17	_	_	_
GND	Ground	AK19	_	_	_
GND	Ground	AF13	_	_	_
GND	Ground	AR18	_	_	_
GND	Ground	AB27	_	_	_
GND	Ground	AP19	_	_	_
GND	Ground	AH22	_	_	_
GND	Ground	AM21	_	_	_
GND	Ground	AL29	_	_	_
GND	Ground	AR16	_	_	_
GND	Ground	AT22	_	_	_
GND	Ground	AP23	_		_
GND	Ground	AR32	_	_	
GND	Ground	AK28	_	_	_
GND	Ground	AE27	_	_	_
GND	Ground	L16	_	_	
GND	Ground	AP34	_	_	_
GND	Ground	AJ32	_	_	_
GND	Ground	AN30	_	_	
GND	Ground	AH34	_	_	_
GND	Ground	AT36	_	_	_
GND	Ground	AL34	_	_	_
GND	Ground	AM32	_	_	_
GND	Ground	AE26	_	_	_
GND	Ground	AC26	_	_	_
GND	Ground	AA26	_	_	_
GND	Ground	W26	_	_	_
GND	Ground	U26	_	_	_
GND	Ground	R26	_	_	_
GND	Ground	N26	_	_	_
GND	Ground	M11	_	_	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND	Ground	P11	_	_	_
GND	Ground	T11	_	_	_
GND	Ground	V11	_	_	_
GND	Ground	Y11	_	_	_
GND	Ground	AB11	_	_	_
GND	Ground	AD11	_	_	_
GND	Ground	AE12	_	_	_
GND	Ground	AC12	_	_	_
GND	Ground	AA12	_	_	_
GND	Ground	W12	_	_	_
GND	Ground	U12	_	_	_
GND	Ground	R12	_	_	_
GND	Ground	N12	_	_	_
GND	Ground	M13	_	_	_
GND	Ground	P13	_	_	_
GND	Ground	T13	_	_	_
GND	Ground	V13	_	_	_
GND	Ground	Y13	_	_	_
GND	Ground	AB13	_	_	_
GND	Ground	AD13	_	_	_
GND	Ground	AE14	_	_	_
GND	Ground	AC14	_	_	_
GND	Ground	AA14	_	_	_
GND	Ground	W14	_	_	_
GND	Ground	U14	_	_	_
GND	Ground	R14	_	_	_
GND	Ground	N14	_	_	_
GND	Ground	L14	_	_	_
GND	Ground	M15	_	_	_
GND	Ground	P15	_	_	_
GND	Ground	T15	_	_	_
GND	Ground	V15	_	_	_
GND	Ground	Y15	_	_	_
GND	Ground	AB15	_	_	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND	Ground	AD15	_	_	_
GND	Ground	AF15	_	_	_
GND	Ground	W16	_	_	_
GND	Ground	AC16	_	_	_
GND	Ground	AA16	_	_	_
GND	Ground	AE16	_	_	_
GND	Ground	U16	_	_	_
GND	Ground	R16	_	_	_
GND	Ground	N16	_	_	_
GND	Ground	M17	_	_	_
GND	Ground	P17	_	_	_
GND	Ground	T17	_	_	_
GND	Ground	N18	_	_	_
GND	Ground	R18	_	_	_
GND	Ground	U18	_	_	_
GND	Ground	Y17	_	_	_
GND	Ground	AB17	_	_	_
GND	Ground	AD17	_	_	_
GND	Ground	AF17	_	_	_
GND	Ground	W18	_	_	_
GND	Ground	AC18	_	_	_
GND	Ground	AA18	_	_	_
GND	Ground	AE18	_	_	_
GND	Ground	AF19	_	_	_
GND	Ground	AD19	_	_	_
GND	Ground	AB19	_	_	_
GND	Ground	Y19	_	_	_
GND	Ground	V19	_	_	_
GND	Ground	T19	_	_	_
GND	Ground	P19	_	_	_
GND	Ground	M19	_	_	
GND	Ground	N20	_	_	_
GND	Ground	R20	_	_	_
GND	Ground	U20	_	_	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND	Ground	AE20	_	_	_
GND	Ground	AA20	_	_	_
GND	Ground	AC20	_	_	_
GND	Ground	W20	_	_	_
GND	Ground	AF21	_	_	_
GND	Ground	AD21	_	_	_
GND	Ground	AB21	_	_	_
GND	Ground	Y21	_	_	_
GND	Ground	V21	_	_	_
GND	Ground	T21	_	_	_
GND	Ground	P21	_	_	_
GND	Ground	M21	_	_	_
GND	Ground	AE22	_	_	_
GND	Ground	AC22	_	_	_
GND	Ground	AA22	_	_	_
GND	Ground	W22	_	_	_
GND	Ground	U22	_	_	_
GND	Ground	R22	_	_	_
GND	Ground	N22	_	_	
GND	Ground	AF23	_	_	_
GND	Ground	AD23	_	_	
GND	Ground	AB23	_	_	
GND	Ground	Y23	_	_	
GND	Ground	V23	_	_	
GND	Ground	T23	_	_	
GND	Ground	P23	_	_	
GND	Ground	M23	_	_	_
GND	Ground	L24	_	_	_
GND	Ground	N24	_	_	_
GND	Ground	R24	_		_
GND	Ground	U24	_	_	_
GND	Ground	W24	_	_	_
GND	Ground	AA24	_		_
GND	Ground	AC24	_	_	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND	Ground	AE24	_	_	_
GND	Ground	AF25	_	_	_
GND	Ground	AD25	_	_	_
GND	Ground	AB25	_	_	_
GND	Ground	Y25	_	_	_
GND	Ground	P27	_	_	_
GND	Ground	V17	_	_	_
GND	Ground	T25	_	_	_
GND	Ground	P25	_	_	_
GND	Ground	M25	_	_	_
GND	Ground	T27	_	_	_
GND	Ground	V27	_	_	_
GND	Ground	Y27	_	_	
GND	Ground	AD27	_	_	_
GND	Ground	L12	_	_	_
XGND	SerDes Transceiver GND	AA30	_	_	_
XGND	SerDes Transceiver GND	AB32	_	_	_
XGND	SerDes Transceiver GND	AC30	_	_	_
XGND	SerDes Transceiver GND	AC34	_	_	_
XGND	SerDes Transceiver GND	AD30	_	_	_
XGND	SerDes Transceiver GND	AD31	_	_	_
XGND	SerDes Transceiver GND	AF32	_	_	_
XGND	SerDes Transceiver GND	AG30	_	_	_
XGND	SerDes Transceiver GND	D33	_	_	_
XGND	SerDes Transceiver GND	E28	_	_	_
XGND	SerDes Transceiver GND	E30	_	_	_
XGND	SerDes Transceiver GND	F32	_	_	_
XGND	SerDes Transceiver GND	G29	_	_	_
XGND	SerDes Transceiver GND	G31	_	_	_
XGND	SerDes Transceiver GND	H29	_	_	
XGND	SerDes Transceiver GND	H32	_	_	_
XGND	SerDes Transceiver GND	H34	_	_	_
XGND	SerDes Transceiver GND	J29	_	_	
XGND	SerDes Transceiver GND	J31	_	_	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
XGND	SerDes Transceiver GND	K28	_	_	_
XGND	SerDes Transceiver GND	K29	_	_	_
XGND	SerDes Transceiver GND	L29	_	_	_
XGND	SerDes Transceiver GND	L32	_	_	_
XGND	SerDes Transceiver GND	M30	_	_	_
XGND	SerDes Transceiver GND	N29	_	_	_
XGND	SerDes Transceiver GND	N30	_	_	_
XGND	SerDes Transceiver GND	N32	_	_	_
XGND	SerDes Transceiver GND	P29	_	_	_
XGND	SerDes Transceiver GND	P34	_	_	_
XGND	SerDes Transceiver GND	R30	_	_	_
XGND	SerDes Transceiver GND	R32	_	_	_
XGND	SerDes Transceiver GND	U29	_	_	_
XGND	SerDes Transceiver GND	U31	_	_	_
XGND	SerDes Transceiver GND	V29	_	_	_
XGND	SerDes Transceiver GND	V31	_	_	_
XGND	SerDes Transceiver GND	W30	_	_	_
XGND	SerDes Transceiver GND	Y32	_	_	_
XGND	SerDes Transceiver GND	AH31	_	_	_
SGND	SerDes Core Logic GND	A28	_	_	_
SGND	SerDes Core Logic GND	A32	_	_	_
SGND	SerDes Core Logic GND	A36	_	_	_
SGND	SerDes Core Logic GND	AA34	_	_	_
SGND	SerDes Core Logic GND	AB36	_	_	_
SGND	SerDes Core Logic GND	AD35	_	_	_
SGND	SerDes Core Logic GND	AE34	_	_	_
SGND	SerDes Core Logic GND	AF36	_	_	_
SGND	SerDes Core Logic GND	AG33	_	_	_
SGND	SerDes Core Logic GND	B30	_	_	_
SGND	SerDes Core Logic GND	B34	_	_	_
SGND	SerDes Core Logic GND	C29	_	_	_
SGND	SerDes Core Logic GND	C33	_	_	_
SGND	SerDes Core Logic GND	D31	_	_	_
SGND	SerDes Core Logic GND	D35	_	_	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
SGND	SerDes Core Logic GND	E35	_	_	_
SGND	SerDes Core Logic GND	G34	_	_	_
SGND	SerDes Core Logic GND	G36	_	_	_
SGND	SerDes Core Logic GND	J35	_	_	_
SGND	SerDes Core Logic GND	K33	_	_	_
SGND	SerDes Core Logic GND	L36	_	_	_
SGND	SerDes Core Logic GND	M34	_	_	_
SGND	SerDes Core Logic GND	N35	_	_	_
SGND	SerDes Core Logic GND	R33	_	_	_
SGND	SerDes Core Logic GND	R36	_	_	_
SGND	SerDes Core Logic GND	T35	_	_	_
SGND	SerDes Core Logic GND	U34	_	_	_
SGND	SerDes Core Logic GND	V36	_	_	_
SGND	SerDes Core Logic GND	W33	_	_	_
SGND	SerDes Core Logic GND	Y35	_	_	_
SGND	SerDes Core Logic GND	AH35	_	_	_
SGND	SerDes Core Logic GND	AH33	_	_	_
AGND_SRDS1	SerDes PLL1 GND	B33	_	_	_
AGND_SRDS2	SerDes PLL2 GND	T36	_	_	_
AGND_SRDS3	SerDes PLL3 GND	AE36	_	_	_
SENSEGND_PL1	Platform GND Sense 1	AF12	_	_	8
SENSEGND_PL2	Platform GND Sense 2	K27	_	_	8
SENSEGND_CA	Core Group A GND Sense	K17	_	_	8
SENSEGND_CB	Core Group B GND Sense	AG16	_	_	8
OVDD	General I/O Supply	AN22	_	$OV_{DD}$	_
OVDD	General I/O Supply	AJ14	_	$OV_{DD}$	_
OVDD	General I/O Supply	AJ18	_	$OV_{DD}$	_
OVDD	General I/O Supply	AL16	_	$OV_{DD}$	_
OVDD	General I/O Supply	AJ12	_	$OV_{DD}$	_
OVDD	General I/O Supply	AN18	_	$OV_{DD}$	_
OVDD	General I/O Supply	AG21	_	OV <sub>DD</sub>	_
OVDD	General I/O Supply	AL20	_	$OV_{DD}$	_
OVDD	General I/O Supply	AT15	_	$OV_{DD}$	_
OVDD	General I/O Supply	AJ23	_	$OV_{DD}$	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
OVDD	General I/O Supply	AP16	_	$OV_{DD}$	_
OVDD	General I/O Supply	AR24	_	$OV_{DD}$	_
CVDD	eSPI Supply	AJ29	_	CV <sub>DD</sub>	_
CVDD	eSPI Supply	AP29	_	CV <sub>DD</sub>	_
GVDD	DDR Supply	B2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	B8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	B14	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	C18	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	C12	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	C6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	D4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	D10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	D16	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	E14	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	E8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	E2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	F6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	F12	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AR8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	G4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	G10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	G16	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	H14	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	H8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	H2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	J6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	K10	_	GV <sub>DD</sub>	
GVDD	DDR Supply	K4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	L2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	L8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	M6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	N4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	N10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	P8	_	$GV_DD$	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GVDD	DDR Supply	P2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	R6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	T10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	T4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	J12	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	U2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	U8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	V7	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AK10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	W10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AA6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AR2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	Y2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	Y8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AC2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AD6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AE10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AE4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AF2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AF8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AB4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AB10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AC8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AG6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AH10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AH4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AJ2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AJ8	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AR14	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AK6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AL4	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AL10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AM2	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AM8	_	GV <sub>DD</sub>	_

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GVDD	DDR Supply	AP10	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AN12	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AN6	_	GV <sub>DD</sub>	_
GVDD	DDR Supply	AP4	_	GV <sub>DD</sub>	_
BVDD	Local Bus Supply	B24	_	$BV_{DD}$	_
BVDD	Local Bus Supply	K22	_	BV <sub>DD</sub>	_
BVDD	Local Bus Supply	F20	_	$BV_{DD}$	_
BVDD	Local Bus Supply	F26	_	$BV_{DD}$	_
BVDD	Local Bus Supply	E24	_	BV <sub>DD</sub>	_
BVDD	Local Bus Supply	E22	_	BV <sub>DD</sub>	_
BVDD	Local Bus Supply	K24	_	$BV_{DD}$	_
BVDD	Local Bus Supply	H20	_	$BV_{DD}$	_
BVDD	Local Bus Supply	H18	_	$BV_{DD}$	_
SVDD	SerDes Core Logic Supply	A30	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	A34	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	AA33	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	AB35	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	AD36	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	AE33	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	AF35	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	AG34	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	B28	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	B32	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	B36	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	C31	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	C34	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	C35	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	D29	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	E36	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	F34	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	G35	—	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	J36	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	K34	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	L35	_	SV <sub>DD</sub>	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
SVDD	SerDes Core Logic Supply	M33	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	N36	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	R34	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	R35	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	U33	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	V35	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	W34	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	Y36	_	SV <sub>DD</sub>	_
SVDD	SerDes Core Logic Supply	AH36	_	SV <sub>DD</sub>	_
XVDD	SerDes Transceiver Supply	AA29	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	AB30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	AB31	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	AC33	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	AD32	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	AE30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	AF31	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	E32	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	E33	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	F28	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	F30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	G32	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	H31	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	H33	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	J28	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	J30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	J32	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	K30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	L30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	L31	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	M29	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	N31	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	P30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	P33	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	R29	_	$XV_{DD}$	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
XVDD	SerDes Transceiver Supply	R31	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	T29	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	T32	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	U30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	V30	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	V32	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	W29	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	Y31	_	$XV_{DD}$	_
XVDD	SerDes Transceiver Supply	AH32	_	$XV_{DD}$	
LVDD	Ethernet Controller 1 and 2 Supply	AK33	_	LV <sub>DD</sub>	_
LVDD	Ethernet Controller 1 and 2 Supply	AP31	_	LV <sub>DD</sub>	
LVDD	Ethernet Controller 1 and 2 Supply	AL31	_	LV <sub>DD</sub>	_
LVDD	Ethernet Controller 1 and 2 Supply	AN33	_	LV <sub>DD</sub>	
LVDD	Ethernet Controller 1 and 2 Supply	AJ35	_	LV <sub>DD</sub>	_
LVDD	Ethernet Controller 1 and 2 Supply	AR35	_	LV <sub>DD</sub>	_
LVDD	Ethernet Controller 1 and 2 Supply	AM35	_	LV <sub>DD</sub>	_
POVDD	Fuse Programming Override Supply	AT17	_	POV <sub>DD</sub>	34
VDD_PL	Platform Supply	M26	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	P26	_	V <sub>DD</sub> _PL	
VDD_PL	Platform Supply	T26	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V26	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	Y26	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AB26	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD26	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	N11	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	R11	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	W11	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AA11	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AE11	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	M12	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	P12	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	T12	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V12	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	Y12	_	V <sub>DD</sub> _PL	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
VDD_PL	Platform Supply	AB12	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD12	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AE13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AE15	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V16	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AE17	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L11	_	V <sub>DD</sub> _PL	
VDD_PL	Platform Supply	AE19	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	U11	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AC11	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V20	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AE21	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V22	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	U13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	R27	_	V <sub>DD</sub> _PL	
VDD_PL	Platform Supply	U23	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	W23	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AA27	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AC27	_	V <sub>DD</sub> _PL	
VDD_PL	Platform Supply	AE23	_	V <sub>DD</sub> _PL	
VDD_PL	Platform Supply	M24	_	V <sub>DD</sub> _PL	
VDD_PL	Platform Supply	P24	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	T24	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V24	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	Y24	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AB24	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD24	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	N25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	R25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	U25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	W25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AA25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AC25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	N27	_	V <sub>DD</sub> _PL	

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
VDD_PL	Platform Supply	U27	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	W28	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AE25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AF24	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AF22	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AF20	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AF16	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	W13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AF18	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V14	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	V18	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L15	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L17	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L19	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L21	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L23	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	L25	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AF14	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	N23	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	R23	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AA23	_	V <sub>DD</sub> _PL	
VDD_PL	Platform Supply	AC23	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	U21	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	W21	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	U15	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AC21	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD22	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	M22	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	N13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AC13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	P22	_	$V_{DD}$ PL	_
VDD_PL	Platform Supply	T22	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	Y22	_	V <sub>DD</sub> _PL	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
VDD_PL	Platform Supply	AB22	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AA13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	R13	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	M14	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	U17	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	U19	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	T14	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD14	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD16	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD18	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	AD20	_	V <sub>DD</sub> _PL	_
VDD_PL	Platform Supply	Y14	_	V <sub>DD</sub> _PL	_
VDD_CA	Core/L2 Group A (0-3) Supply	T20	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	P20	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	R21	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	R19	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	P14	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	N19	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	M20	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	N21	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	M16	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	N15	_	V <sub>DD</sub> _CA	
VDD_CA	Core/L2 Group A (0-3) Supply	P16	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	T16	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	R17	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	T18	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	R15	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	N17	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	M18	_	V <sub>DD</sub> _CA	_
VDD_CA	Core/L2 Group A (0-3) Supply	P18	_	V <sub>DD</sub> _CA	_
VDD_CB	Core/L2 Group B (4-7) Supply	W15	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	W19	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AA19	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	Y20	_	V <sub>DD</sub> _CB	28

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
VDD_CB	Core/L2 Group B (4-7) Supply	AB14	_	V <sub>DD</sub> _CB	29
VDD_CB	Core/L2 Group B (4-7) Supply	AA21	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	Y16	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AA15	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AC15	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AA17	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AC17	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	W17	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	Y18	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AB18	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AB16	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AC19	_	V <sub>DD</sub> _CB	28
VDD_CB	Core/L2 Group B (4-7) Supply	AB20	_	V <sub>DD</sub> _CB	28
AVDD_CC1	Core Cluster PLL1 Supply	A20	_	_	13
AVDD_CC2	Core Cluster PLL2 Supply	A21	_	_	13
AVDD_CC3	Core Cluster PLL3 Supply	AT18	_	_	13
AVDD_CC4	Core Cluster PLL4 Supply	AT19	_	_	13
AVDD_PLAT	Platform PLL Supply	AT20	_	_	13
AVDD_DDR	DDR PLL Supply	A19	_	_	13
AVDD_SRDS1	SerDes PLL1 Supply	A33	_	_	13
AVDD_SRDS2	SerDes PLL2 Supply	U36	_	_	13
AVDD_SRDS3	SerDes PLL3 Supply	AE35	_	_	13
SENSEVDD_PL1	Platform Vdd Sense	AF11	_	_	8
SENSEVDD_PL2	Platform Vdd Sense	L27	_	_	8
SENSEVDD_CA	Core Group A Vdd Sense	K16	_	_	8
SENSEVDD_CB	Core Group B Vdd Sense	AG15	_	_	8
	Analog Signals				
MVREF	SSTL_1.5/1.8 Reference Voltage	B19	- 1	GV <sub>DD</sub> /2	_
SD_IMP_CAL_TX	SerDes Tx Impedance Calibration	AF30	I	200Ω (±1%) to XVDD	22
SD_IMP_CAL_RX	SerDes Rx Impedance Calibration	B27	I	200Ω (±1%) to SVDD	23
TEMP_ANODE	Temperature Diode Anode	C21	_	internal diode	9

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
TEMP_CATHODE	Temperature Diode Cathode	B21	_	internal diode	9
	No Connection Pins				
NC01	No Connection	J13	_	_	11
NC02	No Connection	AB28	_	_	11
NC03	No Connection	E16	_	_	11
NC04	No Connection	AC29	_	_	11
NC05	No Connection	K14	_	_	11
NC06	No Connection	C26	_	_	11
NC07	No Connection	E27	_	_	11
NC08	No Connection	AE29	_	_	11
NC09	No Connection	AG26	_	_	11
NC10	No Connection	AF26	_	_	11
NC11	No Connection	AC28	_	_	11
NC12	No Connection	AA28	_	_	11
NC13	No Connection	J15	_	_	11
NC14	No Connection	J14	_	_	11
NC15	No Connection	AD29	_	_	11
NC16	No Connection	J16	_	_	11
NC17	No Connection	AG28	_	_	11
NC18	No Connection	AE28	_	_	11
NC19	No Connection	AF28	_	_	11
NC20	No Connection	H27	_	_	11
NC21	No Connection	H12	_	_	11
NC22	No Connection	H13	_	_	11
NC23	No Connection	H16	_	_	11
NC24	No Connection	AH30	_	_	11
NC25	No Connection	AH29	_	_	11
NC26	No Connection	Y28	_	_	11
NC27	No Connection	AN13	_	_	11
NC28	No Connection	J11	_	_	11
NC29	No Connection	AB29	-	_	11
NC30	No Connection	K11	_	_	11
NC31	No Connection	AD28	_	_	11

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
NC32	No Connection	A27	_	_	11
NC33	No Connection	K15	_	_	11
NC34	No Connection	H15	_	_	11
NC35	No Connection	K13	_	_	11
NC36	No Connection	K12	_	_	11
NC37	No Connection	G17	_	_	11
NC38	No Connection	H17	_	_	11
NC39	No Connection	C20	_	_	11
NC40	No Connection	F18	_	_	11
NC41	No Connection	AT14	_	_	11
NC42	No Connection	C27	_	_	11
NC43	No Connection	R28	_	_	11
NC44	No Connection	AM12	_	_	11
NC45	No Connection	AP11	_	_	11
NC46	No Connection	U28	_	_	11
NC47	No Connection	AG29	_	_	11
NC48	No Connection	G27	_	_	11
NC49	No Connection	V28	_	_	11
NC50	No Connection	AG27	_	_	11
NC51	No Connection	E18	_	_	11
NC52	No Connection	F17	_	_	11
NC53	No Connection	AF27	_	_	11
NC54	No Connection	AP14	_	_	11
NC55	No Connection	D26	_	_	11
NC56	No Connection	C19	_	_	11
NC57	No Connection	D18	_	_	11
NC58	No Connection	D27	_	_	11
NC59	No Connection	B26	_	_	11
NC60	No Connection	AF29	_	_	11
NC61	No Connection	T28	_	_	11
NC62	No Connection	W27	-	_	11
	Reserved Pins	l		1	
Reserve01	_	AN28	_	_	11
Reserve02	_	AL25	_	_	11

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
Reserve03	_	AR28	_	_	11
Reserve04	_	AH25	_	_	11
Reserve05	_	AJ25	_	_	11
Reserve06	_	AH24	_	_	11
Reserve07	_	AK26	_	_	11
Reserve08	_	AM27	_	_	11
Reserve09	_	AR27	_	_	11
Reserve10	_	AK25	_	_	11
Reserve11	_	AH27	_	_	11
Reserve12	_	AR26	_	_	11
Reserve13	_	AT27	_	_	11
Reserve14	_	AH26	_	_	11
Reserve15	_	AJ27	_	_	11
Reserve16	_	AT26	_	_	11
Reserve17	_	AN26	_	_	11
Reserve18	_	AJ26	_	_	11
Reserve19	_	AG25	_	_	11
Reserve20	_	AP27	_	_	11
Reserve21	_	AM25	_	_	11
Reserve22	_	AP28	_	_	11
Reserve23	_	AL28	_	_	11
Reserve24	_	AG24	_	_	11
Reserve25	_	AP26	_	_	11
Reserve26	_	AJ24	_	_	11
Reserve27	_	AM28	_	_	11
Reserve28	_	AR25	_	_	11
Reserve29	_	AM24	_	_	11
Reserve30	_	AL27	_	_	11
Reserve31	_	AT28	_	_	11
Reserve32	_	AT25	_	_	11
Reserve33	_	AL24	_	_	11
Reserve34	_	AL26	_	_	11
Reserve35	_	AK24	_	_	11
Reserve36	_	AN25	_	_	11

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
Reserve37	_	AK27	_	_	11
Reserve38	_	AP25	_	_	11
Reserve39	_	AM26	_	_	11
Reserve40	_	AN27	_	_	11
Reserve41	_	AL33	_	_	11
Reserve42	_	C32	_	_	11
Reserve43	_	U35	_	_	11
Reserve44	_	AD34	_	_	11
Reserve45	_	D32	_	_	11
Reserve46	_	U32	_	_	11
Reserve47	_	AD33	_	_	11
Reserve48	_	N28	_	GND	20
Reserve49	_	AG11	_	GND	20
Reserve50	_	L28	_	GND	20
Reserve51	_	AG12	_	GND	20
Reserve52	_	M28	_	GND	20
Reserve53	_	AH12	_	GND	20
Reserve54	_	P28	_	GND	20
Reserve55	_	AH11	_	GND	20
Reserve56	_	A25	_	_	11

51

### Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type		Note	
--------	--------------------	-----------------------	-------------	--	------	--

#### Notes:

- 1. Recommend that a weak pull-up resistor (2–10 K $\Omega$ ) be placed on this pin to OVDD.
- 2. This pin is an open drain signal.
- 3. This pin is a reset configuration pin. It has a weak ( $\sim$ 20 K $\Omega$ ) internal pull-up P-FET that is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-K $\Omega$  resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull up or active driver is needed.
- 4. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin is therefore described as an I/O for boundary scan.
- 5. Recommend that a weak pull-up resistor ( $2-10 \text{ K}\Omega$ ) be placed on this pin to BVDD in order to ensure no random chip select assertion due to possible noise, and so forth.
- 6. This output is actively driven during reset rather than being three-stated during reset.
- 7. These JTAG pins have weak (~20 KΩ) internal pull-up P-FETs that are always enabled.
- 8. These pins are connected to the correspondent power and ground nets internally and may be connected as a differential pair to be used by the voltage regulators with remote sense function.
- These pins may be connected to a temperature diode monitoring device such as the Analog Devices, ADT7461A™. If a
  temperature diode monitoring device is not connected, these pins may be connected to test point or left as a no connect.
- 10.If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- 11.Do not connect.
- 12. These are test signals for factory use only and must be pulled up (100  $\Omega$ –1 K $\Omega$ ) to OVDD for normal machine operation.
- 13.Independent supplies derived from board V<sub>DD PL</sub> (core clusters, platform, DDR) or SV<sub>DD</sub> (SerDes).
- 14. Recommend that a pull-up resistor (1  $K\Omega$ ) be placed on this pin to OVDD if  $I^2C$  interface is used.
- 15. This pin requires an external 1 K $\Omega$  pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
- 16.For DDR2, Dn\_MDIC[0] is grounded through an  $18.2-\Omega$  (full-strength mode) or  $36.4-\Omega$  (half-strength mode) precision 1% resistor and Dn\_MDIC[1] is connected to GVDD through an  $18.2-\Omega$  (full-strength mode) or  $36.4-\Omega$  (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR2 IOs. For DDR3, Dn\_MDIC[0] is grounded through an  $20-\Omega$  (full-strength mode) or  $40.2-\Omega$  (half-strength mode) precision 1% resistor and Dn\_MDIC[1] is connected to GVDD through an  $20-\Omega$  (full-strength mode) or  $40.2-\Omega$  (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR3 IOs.
- 17. These pins must be left floating.
- 18. These pins must be pulled up to 1.2 V through a 180  $\Omega$  ± 1% resistor for EM2\_MDC and a 330  $\Omega$  ± 1% resistor for EM2\_MDIO.
- 19.Pin has a weak ( $\sim$ 20 K $\Omega$ ) internal pull-up.
- 20. These pins must be pulled to ground (GND)
- 21. Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface conforms to 1.2 V nominal voltage levels. LV<sub>DD</sub> must be powered to use this interface.
- 22. This pin requires a 200- $\Omega$  pull-up to XV<sub>DD</sub>.
- 23. This pin requires a 200- $\Omega$  pull-up to SV<sub>DD</sub>.
- 24.GPIO is on  $LV_{DD}$  power plane, not  $OV_{DD}$ .
- 25. Functionally, this pin is an I/O, but may act as an output only or an input only depending on the pin mux configuration defined by the RCW.
- 26. See Section 3.6, "Connection Recommendations," for additional details on this signal.

Table 1. Pins List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note	
--------	--------------------	-----------------------	-------------	-----------------	------	--

- 27. For reduced core (cores 4-7 disabled) P4080/P4081 mode, this signal must be pulled low to GND.
- 28. For reduced core (cores 4–7 disabled) P4080/P4081 mode, voltage rail may be connected to GND to reduce power consumption.
- 29. Warning, incorrect voltage select settings can lead to irreversible device damage. This pin requires an external pull-up or pulldown resistor to configure IO\_VSEL[n] state. See Section 3.2, "Supply Power Setting."
- 30. Pin must NOT be pulled down during power-on reset. This pin may be pulled up, driven high, or if there are any externally connected devices, left in tristate.
- 31.SD\_REF\_CLK3 is required when either bank 2 or bank 3 are enabled. See Section 2.20.2, "SerDes Reference Clocks."
- 32.SDHC\_DAT[4:7] require CV<sub>DD</sub> = 3.3 V when muxed extended SDHC data signals are enabled via the RCW[SPI] field.
- 33. The *cfg\_dram\_type* (LA[24]) reset configuration pin must select the correct DRAM type such that the selected DDR GV<sub>DD</sub> = XV<sub>DD</sub>. Incorrect voltage select settings can lead to irreversible device damage.
- 34. See Section 2.2, "Power Sequencing," and Section 5, "Security Fuse Processor," for additional details on this signal.
- 35. For systems which boot from Local Bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull up on LGPL4 is required.

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications for the chip. The chip is currently targeted to these specifications, some of which are independent of the I/O cell but are included for a more complete reference. These are not purely I/O buffer design specifications.

## 2.1 Overall DC Electrical Characteristics

This section describes the ratings, conditions, and other characteristics.

## 2.1.1 Absolute Maximum Ratings

This table provides the absolute maximum ratings.

Table 2. Absolute Maximum Ratings<sup>1</sup>

Characteristic	Symbol	Max Value	Unit	Note
Core Group A (cores 0–3) supply voltage	SENSEVDD_CA	-0.3 to 1.1	V	10
Core Group B (cores 4-7) supply voltage	SENSEVDD_CB	-0.3 to 1.1	V	10
Platform supply voltage	SENSEVDD_PLn	-0.3 to 1.1	V	10, 11
PLL supply voltage (Core, Platform, DDR)	AV <sub>DD</sub>	-0.3 to 1.1	V	_
PLL supply voltage (SerDes, filtered from SV <sub>DD</sub> )	AV <sub>DD_SRDS</sub>	-0.3 to 1.1	V	_
Fuse programming override supply	POV <sub>DD</sub>	-0.3 to 1.65	V	_
DUART, I <sup>2</sup> C, eSHDC, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	_
eSPI	CV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# Table 2. Absolute Maximum Ratings<sup>1</sup> (continued)

Characteristic	Symbol	Max Value	Unit	Note
DDR DRAM I/O voltage  DDR2  DDR3	GV <sub>DD</sub>	-0.3 to 1.98 -0.3 to 1.65	V	_
Enhanced local bus I/O voltage	BV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
Core power supply for SerDes transceivers	SV <sub>DD</sub>	-0.3 to 1.1	V	_
Pad power supply for SerDes transceivers	$XV_{DD}$	-0.3 to 1.98 -0.3 to 1.65	٧	9
Ethernet I/O, Ethernet Management Interface 1 (EMI1), USB, 1588, GPIO	LV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
Ethernet Management Interface 2 (EMI2)	_	-0.3 to 1.32	V	8

Table 2. Absolute Maximum Ratings<sup>1</sup> (continued)

	Characteristic	Symbol	Max Value	Unit	Note
Input voltage	DDR2/DDR3 DRAM signals	MV <sub>IN</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	DDR2/DDR3 DRAM reference	MV <sub>REF</sub> n	-0.3 to (GV <sub>DD</sub> /2 + 0.3)	V	2, 5
	Ethernet signals (except EMI2)	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V	4, 5
	eSPI	CVIN	-0.3 to (CV <sub>DD</sub> + 0.3)	V	5, 6
	Enhanced local bus signals	BV <sub>IN</sub>	-0.3 to (BV <sub>DD</sub> + 0.3)	V	5, 7
	DUART, I <sup>2</sup> C, eSHDC, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	3, 5
	SerDes signals	XV <sub>IN</sub>	-0.4 to (XV <sub>DD</sub> + 0.3)	V	5
	Ethernet Management Interface 2 signals	_	-0.3 to (1.2 + 0.3)	V	_
Storage tempera	ature range	T <sub>STG</sub>	-55 to 150	°C	

### Notes:

- 1. Functional operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution: LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. (C,X,B,G,L,O)V<sub>IN</sub> and MV<sub>REF</sub>n may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 7.
- Caution: CV<sub>IN</sub> must not exceed CV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 7. **Caution:** BV<sub>IN</sub> must not exceed BV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface conforms to 1.2 V nominal voltage levels. LV<sub>DD</sub> must be powered to use this interface.
- XV<sub>DD</sub> must be at the same voltage level as GV<sub>DD</sub>. The cfg\_dram\_type (LA[24]) reset configuration pin must select the correct DRAM type such that the selected DDR GV<sub>DD</sub> = XV<sub>DD</sub>. Incorrect voltage select settings can lead to irreversible device damage.
- 10. Supply voltage specified at the voltage sense pin. Voltage input pins must be regulated to provide specified voltage at the sense pin.
- 11.Implementation may choose either SENSEVDD\_PL*n* pin for feedback loop. If the platform and core groups are supplied by a single regulator, it is recommended that SENSEVDD\_CA be used.

## 2.1.2 Recommended Operating Conditions

This table provides the recommended operating conditions for this device. Note that the values shown are the recommended operating conditions and proper device operation outside these conditions is not guaranteed.

**Table 3. Recommended Operating Conditions** 

Characteristic	Symbol	Recommended Value	Unit	Note
Core group A (cores 0-3) supply voltage	SENSEVDD_CA	1.0 V ± 50 mV	V	5

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

**Table 3. Recommended Operating Conditions (continued)** 

	Characteristic	Symbol	Recommended Value	Unit	Note
Core group B (cores	4–7) supply voltage	SENSEVDD_CB	1.0 V ± 50 mV	٧	5
Platform supply volta	age	SENSEVDD_PLn	1.0 V ± 50 mV	٧	5
PLL supply voltage (	core, platform, DDR)	AV <sub>DD</sub>	1.0 V ± 50 mV	V	_
PLL supply voltage (	SerDes)	AV <sub>DD_SRDS</sub>	1.0 V ± 50 mV	V	_
Fuse Programming (	Override Supply	POV <sub>DD</sub>	1.5 V ± 75 mV	٧	2
	c, DMA, MPIC, GPIO, system control and powering, debug, I/O voltage select, and JTAG I/O voltage	OV <sub>DD</sub>	3.3 V ± 165 mV	٧	_
eSPI		CV <sub>DD</sub>	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV		
DDR DRAM I/O volta	age DDR2 DDR3	GV <sub>DD</sub>	1.8 V ± 90 mV 1.5 V ± 75 mV	V	_
Enhanced local bus I/O voltage		BV <sub>DD</sub>	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	
Core power supply for SerDes transceivers		SV <sub>DD</sub>	1.0 V ± 50 mV	٧	
Pad power supply for SerDes transceivers		XV <sub>DD</sub>	1.8 V ± 90 mV 1.5 V ± 75 mV	V	_
Ethernet I/O, Etherne	et management interface 1 (EMI1), USB, 1588, GPIO	LV <sub>DD</sub>	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	1, 4
Input voltage	DDR2/DDR3 DRAM signals	MV <sub>IN</sub>	GND to GV <sub>DD</sub>	V	
	DDR2 DRAM reference	MV <sub>REF</sub> n	GV <sub>DD</sub> /2 ± 2%	V	
	DDR3 DRAM reference	MV <sub>REF</sub> n	GV <sub>DD</sub> /2 ± 1%	V	
	Ethernet signals (except EMI2), USB, 1588, GPIO	LV <sub>IN</sub>	GND to LV <sub>DD</sub>	V	_
	eSPI	CV <sub>IN</sub>	GND to CV <sub>DD</sub>	V	
	Local bus signals	BV <sub>IN</sub>	GND to BV <sub>DD</sub>	V	
	DUART, I <sup>2</sup> C, eSHDC, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage	OV <sub>IN</sub>	GND to OV <sub>DD</sub>	V	—
	Serdes signals	XV <sub>IN</sub>	GND to XV <sub>DD</sub>	V	_
	Ethernet management interface 2 (EMI2) signals	_	GND to 1.2V	V	3
Operating temperature range	Normal operation	T <sub>A</sub> , T <sub>J</sub>	$T_A = 0 \text{ (min) to}$ $T_J = 105 \text{(max)}$	°C	_
	Secure Boot Fuse Programming	T <sub>A</sub> , T <sub>J</sub>	$T_A = 0$ (min) to $T_J = 70$ (max)	°C	2


**Table 3. Recommended Operating Conditions (continued)** 

Characteristic	Symbol	Recommended Value	Unit	Note	
----------------	--------	----------------------	------	------	--

### Note:

- 1. Selecting RGMII limits to  $LV_{DD} = 2.5 \text{ V}$
- POV<sub>DD</sub> must be supplied 1.5 V and the chip must operate in the specified fuse programming temperature range only during secure boot fuse programming. For all other operating conditions, POV<sub>DD</sub> must be tied to GND, subject to the power sequencing constraints shown in Section 2.2, "Power Sequencing."
- 3. Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface conforms to 1.2-V nominal voltage levels. LV<sub>DD</sub> must be powered to use this interface.
- If LV<sub>DD</sub> = 3.3 V or 1.8 V is selected for USB, all other signals associated with LV<sub>DD</sub> must meet all V<sub>IH</sub> requirements associated with external device inputs.
- 5. Supply voltage specified at the voltage sense pin. Voltage input pins must be regulated to provide specified voltage at the sense pin.

This figure shows the undershoot and overshoot voltages at the interfaces of the chip.



 $t_{CLOCK}$  refers to the clock period associated with the respective interface:

For I2C OV<sub>DD</sub>, t<sub>CLOCK</sub> references SYSCLK.

For DDR GV<sub>DD</sub>, t<sub>CLOCK</sub> references SYSCLK.

For eSPI CV<sub>DD</sub>, t<sub>CLOCK</sub> references SPI\_CLK.

For eLBC BV<sub>DD</sub>, t<sub>CLOCK</sub> references LCLK.

For SerDes XV<sub>DD</sub>, t<sub>CLOCK</sub> references SD\_REF\_CLK.

For dTSEC LV<sub>DD</sub>, t<sub>CLOCK</sub> references EC\_GTX\_CLK125.

For JTAG OV<sub>DD</sub>, t<sub>CLOCK</sub> references TCK.

Figure 7. Overshoot/Undershoot Voltage for BV<sub>DD</sub>/GV<sub>DD</sub>/LV<sub>DD</sub>/OV<sub>DD</sub>/XV<sub>DD</sub>/CV<sub>DD</sub>

The core and platform voltages must always be provided at nominal 1.0 V. See Table 3 for actual recommended core voltage. Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage.  $CV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$  and  $LV_{DD}$  based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses differential receivers referenced by the externally supplied  $MV_{REF}n$  signal (nominally set to  $GV_{DD}/2$ )

as is appropriate for the SSTL\_1.5/SSTL\_1.8 electrical signaling standard. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

## 2.1.3 Output Driver Characteristics

This table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

**Table 4. Output Drive Capability** 

Driver Type	Output Impedance ( $\Omega$ )	Supply Voltage	Note
Local bus interface utilities signals	45	$BV_{DD} = 3.3 V$ $BV_{DD} = 2.5 V$ $BV_{DD} = 1.8 V$	_
DDR2 signal	18 35 (half-strength mode)	GV <sub>DD</sub> = 1.8 V	1
DDR3 signal	17 40 (half-strength mode)	GV <sub>DD</sub> = 1.5 V	1
dTSEC/10/100 signals	45	$LV_{DD} = 3.3 V$ $LV_{DD} = 2.5 V$ $LV_{DD} = 1.8 V$	_
DUART, JTAG, System Control	45	OV <sub>DD</sub> = 3.3 V	_
I <sup>2</sup> C	45	OV <sub>DD</sub> = 3.3 V	_
eSPI	45	$CV_{DD} = 3.3 \text{ V}$ $CV_{DD} = 2.5 \text{ V}$ $CV_{DD} = 1.8 \text{ V}$	_

#### Note:

1. The drive strength of the DDR2 or DDR3 interface in half-strength mode is at  $T_i = 105$  °C and at  $GV_{DD}$  (min).

## 2.2 Power Sequencing

The chip requires its power rails to be applied in a specific sequence in order to ensure proper device operation. The requirements are as follows for power up:

- 1. Bring up  $OV_{DD}$ ,  $LV_{DD}$ ,  $BV_{DD}$ ,  $CV_{DD}$ . Drive  $POV_{DD} = GND$ .
  - PORESET B input must be driven asserted and held during this step.
  - IO\_VSEL inputs must be driven during this step and held stable during normal operation.
- 2. Bring up V<sub>DD PL</sub>, V<sub>DD CA</sub>, V<sub>DD CB</sub>, SV<sub>DD</sub>, AV<sub>DD</sub> (cores, platform, DDR, SerDes).
- 3. Bring up GV<sub>DD</sub>, XV<sub>DD</sub>.
- 4. Negate PORESET B input as long as the required assertion/hold time has been met per Table 15.
- 5. For secure boot fuse programming: After negation of PORESET\_B, drive POV<sub>DD</sub> = 1.5 V after a required minimum delay per Table 5. After fuse programming is completed, it is required to return POV<sub>DD</sub> = GND before the system is power cycled (PORESET\_B assertion) or powered down (V<sub>DD\_PL</sub> ramp down) per the required timing specified in Table 5. See Section 5, "Security Fuse Processor," for additional details.

#### NOTE

Only two secure boot fuse programming events are permitted per lifetime of a device.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

No activity other than that required for secure boot fuse programming is permitted while  $POV_{DD}$  is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while  $POV_{DD} = GND$ .


### NOTE

While VDD is ramping, current may be supplied from VDD through the chip to GVDD. Nevertheless, GVDD from an external supply must follow the sequencing described in this section.

### NOTE

Only 100,000 POR cycles are permitted per lifetime of a device.

This figure provides the POV<sub>DD</sub> timing diagram.



NOTE: POV<sub>DD</sub> must be stable at 1.5 V prior to initiating fuse programming.

Figure 8. POV<sub>DD</sub> Timing Diagram

This table provides information on the power-down and power-up sequence parameters for POV<sub>DD</sub>.

Driver Type	Min	Max	Unit	Note
t <sub>POVDD_DELAY</sub>	100	_	SYSCLKs	1
tpovdd_prog	0	_	μs	2
tpovdd_vdd	0	_	μs	3
t <sub>POVDD_RST</sub>	0	_	μ\$	4

Table 5. POV<sub>DD</sub> Timing<sup>5</sup>

### Note:

- Delay required from the negation of PORESET\_B to driving POV<sub>DD</sub> ramp up. Delay measured from PORESET\_B negation at 90% OV<sub>DD</sub> to 10% POV<sub>DD</sub> ramp up.
- Delay required from fuse programming finished to POV<sub>DD</sub> ramp down start. Fuse programming must complete while POV<sub>DD</sub> is stable at 1.5 V. No activity other than that required for secure boot fuse programming is permitted while POV<sub>DD</sub> driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while POV<sub>DD</sub> = GND. After fuse programming is completed, it is required to return POV<sub>DD</sub> = GND.
- 3. Delay required from  $POV_{DD}$  ramp down complete to  $V_{DD\_PL}$  ramp down start.  $POV_{DD}$  must be grounded to minimum 10%  $POV_{DD}$  before  $V_{DD\_PL}$  is at 90%  $V_{DD}$ .
- Delay required from POV<sub>DD</sub> ramp down complete to PORESET\_B assertion. POV<sub>DD</sub> must be grounded to minimum 10% POV<sub>DD</sub> before PORESET\_B assertion reaches 90% OV<sub>DD</sub>.
- 5. Only two secure boot fuse programming events are permitted per lifetime of a device.

All supplies must be at their stable values within 75 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

### WARNING

Incorrect voltage select settings can lead to irreversible device damage. See Section 3.2, "Supply Power Setting."

### NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the  $V_{DD\_PL}$ ,  $V_{DD\_CA}$ , or  $V_{DD\_CB}$  supplies, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

## 2.3 Power Down Requirements

The power-down cycle must complete such that power supply values are below 0.4 V before a new power-up cycle can be started.

If performing secure boot fuse programming per Section 2.2, "Power Sequencing," it is required that  $POV_{DD} = GND$  before the system is power cycled (PORESET\_B assertion) or powered down ( $V_{DD\_PL}$  ramp down) per the required timing specified in Table 5.

## 2.4 Power Characteristics

This table shows the power dissipations of the  $V_{DD\_CA}$ ,  $V_{DD\_CB}$ ,  $SV_{DD}$ , and  $V_{DD\_PL}$  supply for various operating platform clock frequencies versus the core and DDR clock frequencies.

Power Mode	Core Freq (MHz)	Plat Freq (MHz)	DDR Data Rate (MHz)	PME/FM Freq (MHz)	V <sub>DD_CA</sub> , V <sub>DD_CB</sub> , V <sub>DD_PL</sub> , SV <sub>DD</sub>	Junction Temperature (°C)	Core and Platform Power <sup>1</sup> (W)	V <sub>DD_PL</sub> Power <sup>6</sup> (W)	V <sub>DD_CA</sub> Power <sup>6</sup> (W)	V <sub>DD_CB</sub> Power <sup>6</sup> (W)	SV <sub>DD</sub> Power <sup>6</sup> (W)	Note
Typical	1000	600	1000	350	1.0	65	13	_	_	1	_	2, 3
Thermal						105	19	_	_		_	5
Maximum							20.5	11.6	5.3	5.3	1.7	4
Typical	1200	600	1200	450	1.0	65	14	_	_	_	_	2, 3
Thermal						105	20.4	_	_	_	_	5
Maximum							22	12.5	5.7	5.7	1.7	4
Typical	1333	667	1333	533	1.0	65	15		_	_	_	2, 3
Thermal						105	26.3		_	_	_	5
Maximum							28	15.4	7.4	7.4	1.7	4
Typical	1500	800	1300	600	1.0	65	16	_	_	_	_	2, 3
Thermal						105	28	_	_	_	_	5
Maximum							30	16.6	7.8	7.8	1.7	4

Table 6. P4080/P4081 Power Dissipation

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 6. P4080/P4081 Power Dissipation (continued)

Power Mode	Core Freq (MHz)	Plat Freq (MHz)	DDR Data Rate (MHz)	PME/FM Freq (MHz)	$\begin{array}{c} \textbf{V}_{DD\_CA,}\\ \textbf{V}_{DD\_CB,}\\ \textbf{V}_{DD\_PL,}\\ \textbf{SV}_{DD}\\ \textbf{(V)} \end{array}$	Junction	Core and Platform Power <sup>1</sup> (W)	V <sub>DD_PL</sub> Power <sup>6</sup> (W)	V <sub>DD_CA</sub> Power <sup>6</sup> (W)	V <sub>DD_CB</sub> Power <sup>6</sup> (W)	SV <sub>DD</sub> Power <sup>6</sup> (W)	Note	
---------------	-----------------------	-----------------------	------------------------------	-------------------------	---	----------	--	---	---	---	---	------	--

#### Note:

- 1. Combined power of VDD\_PL, VDD\_CA, VDD\_CB, SVDD at 1.0 V with both DDR controllers and all SerDes banks active. Does not include I/O power.
- 2. Multicore activity factor of 0.7 relative to Dhrystone and 0.4 platform activity factor.
- 3. Typical power based on nominal processed device.
- 4. Maximum power with Dhrystone executing at 100% on all eight cores and executing DMA on the platform.
- 5. Thermal power assumes multicore activity factor of 0.7 relative to Dhrystone and executing DMA on the platform.
- 6. Maximum power provided for power supply design sizing.

This table shows the estimated power dissipation on the AV<sub>DD</sub> and AV<sub>DD</sub> supplies for the chip PLLs, at allowable voltage levels.

Table 7. AV<sub>DD</sub> Power Dissipation

AV <sub>DD</sub> s	Typical	Maximum	Unit	Note
AV <sub>DD_DDR1</sub>	5	15	mW	1
AV <sub>DD_CC1</sub>	5	15	mW	
AV <sub>DD_CC2</sub>	5	15	mW	
AV <sub>DD_CC3</sub>	5	15	mW	
AV <sub>DD_PLAT</sub>	5	15	mW	
AV <sub>DD_SRDS1</sub>	_	36	mW	2
AV <sub>DD_SRDS2</sub>	_	36	mW	
AV <sub>DD_SRDS3</sub>	_	36	mW	

### Note:

1.  $V_{DD\_PL}$ ,  $V_{DD\_CA}$ ,  $V_{DD\_CB}$  = 1.0 V,  $T_A$  = 80 °C,  $T_J$  = 105 °C 2.  $SV_{DD}$  = 1.0 V,  $T_A$  = 80 °C,  $T_J$  = 105 °C

This table shows the estimated I/O power supply values for the chip.

Table 8. I/O Power Supply Estimated Value

Interface	Parameter	Symbol	Typical	Maximum	Unit	Notes
DDR2 64 bits per controller	667 MHz data rate	GVdd (1.8 V)	1.173	2.933	W	1, 2, 5, 6
	800 MHz data rate		1.213	3.030	-	
	1066 MHz data rate		1.290	3.224		
	1200 MHz data rate		1.328	3.322		
	1333 MHz data rate		1.368	3.419		

Table 8. I/O Power Supply Estimated Value (continued)

Interface	Parameter	Symbol	Typical	Maximum	Unit	Notes
DDR3 64 bits per	667 MHz data rate	GVdd (1.5 V)	0.733	1.833	W	1, 2, 5, 6
controller	800 MHz data rate		0.758	1.894		
	1066 MHz data rate		0.806	2.015		
	1200 MHz data rate		0.830	2.076		
	1333 MHz data rate		0.855	2.137		
HSSI:	x1, 1.25 G-baud	XVdd (1.5 V)	0.078	0.087	W	1
PCI-e, SGMII, SATA, SRIO, Aurora, Debug,	x2, 1.25 G-baud		0.119	0.134		
XAUI	x4, 1.25 G-baud		0.202	0.226		
	x8, 1.25 G-baud		0.367	0.411		
	x1, 2.5/3.0/3.125/5.0 G-baud		0.088	0.099		
	x2, 2.5/3.0/3.125/5.0 G-baud		0.139	0.156		
	x4, 2.5/3.0/3.125/5.0 G-baud		0.241	0.270		
	x8, 2.5/3.0/3.125/5.0 G-baud		0.447	0.501	1	
dTSEC per controller	RGMII	LVdd (2.5 V)	0.075	0.100	W	1, 3, 6
IEEE 1588	_	LVdd (2.5 V)	0.004	0.005	W	1, 3, 6
eLBC	32-bit, 100 MHz	BVdd (1.8 V)	0.048	0.120	W	1, 3, 6
		BVdd (2.5 V)	0.072	0.193		1 2 6
		BVdd (3.3 V)	0.120	0.277		
	16-bit, 100 MHz	BVdd (1.8 V)	0.021	0.030	W	1, 3, 6
		BVdd (2.5 V)	0.036	0.046		
		BVdd (3.3 V)	0.057	0.076		
eSDHC	_	Ovdd (3.3 V)	0.014	0.150	W	1, 3, 6
eSPI	_	CVdd (1.8 V)	0.004	0.005	W	1, 3, 6
		CVdd (2.5 V)	0.006	0.008		
		CVdd (3.3 V)	0.010	0.013		
USB	_	LVdd (1.8 V)	0.006	0.008	W	1, 3, 6
		LVdd (2.5 V)	0.008	0.010		
		LVdd (3.3 V)	0.012	0.015		
I2C	_	OVdd (3.3 V)	0.002	0.003	W	1, 3, 6
DUART	_	OV <sub>DD</sub> (3.3 V)	0.006	0.008	W	1, 3, 6
GPIO	x8	1.8 V	0.005	0.006	W	1, 3, 4,6
		2.5 V	0.007	0.009	1	
		3.3 V	0.009	0.011		
Others (Reset, System Clock, JTAG & Misc)	_	3.3 V	0.030	0.015	W	1, 3, 6

### Table 8. I/O Power Supply Estimated Value (continued)

Interface Parameter	Symbol 1	Typical Maximum	Unit	Notes
---------------------	----------	-----------------	------	-------

### Note:

- 1. The typical values are estimates and based on simulations at 65 °C.
- 2. Typical DDR power numbers are based on one 2-rank DIMM with 40% utilization.
- 3. Assuming 15 pF total capacitance load
- 4. GPIOs are supported on 1.8 V, 2.5 V, and 3.3 V rails.
- 5. Maximum DDR power numbers are based on one 2-rank DIMM with 100% utilization.
- 6. The maximum values are estimated and they are based on simulations at 105 °C. The values are not intended to be used as the maximum guaranteed current.

This table shows the estimated power dissipation on the  $POV_{DD}$  supply for the chip, at allowable voltage levels.

### Table 9. POV<sub>DD</sub> Power Dissipation

Supply	Maximum	Unit	Note
POV <sub>DD</sub>	450	mW	1

#### Note:

1. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3.

## 2.5 Thermal

This table shows the thermal characteristics for the chip.

Table 10. Package Thermal Characteristics <sup>6</sup>

Rating	Board	Symbol	Value	Unit	Note
Junction to ambient, natural convection	Single-layer board (1s)	$R_{\ThetaJA}$	13	°C/W	1, 2
Junction to ambient, natural convection	Four-layer board (2s2p)	$R_{\ThetaJA}$	10	°C/W	1, 3
Junction to ambient (at 200 ft./min.)	Single-layer board (1s)	$R_{\Theta JMA}$	9	°C/W	1, 2
Junction to ambient (at 200 ft./min.)	Four-layer board (2s2p)	$R_{\Theta JMA}$	7	°C/W	1, 2
Junction to board	_	$R_{\Theta JB}$	3	°C/W	3
Junction to case top	_	$R_{\Theta JCtop}$	0.37	°C/W	4
Junction to lid top	_	$R_{\Theta JClid}$	0.15	°C/W	5

### Note:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-3 and JESD51-6 with the board (JESD51-9) horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51–8. Board temperature is measured on the top surface of the board near the package.
- 4. Junction-to-case-top at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- 5. Junction-to-lid-top thermal resistance determined using the using MIL-STD 883 Method 1012.1. However, instead of the cold plate, the lid top temperature is used here for the reference case temperature. Reported value does not include the thermal resistance of the interface layer between the package and cold plate.
- 6. See Section 3.8, "Thermal Management Information," for additional details.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

## 2.6 Input Clocks

## 2.6.1 System Clock (SYSCLK) Timing Specifications

This section provides the system clock DC and AC timing specifications.

## 2.6.1.1 System Clock DC Timing Specifications

This table provides the system clock (SYSCLK) DC specifications.

### **Table 11. SYSCLK DC Electrical Characteristics**

At recommended operating conditions with  $OV_{DD} = 3.3 \text{ V}$ , see Table 3.

Parameter	Symbol	Min	Typical	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	_	_	V	1
Input low voltage	V <sub>IL</sub>	_	_	0.8	V	1
Input capacitance	C <sub>IN</sub>	_	_	15	pf	_
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD)</sub>	I <sub>IN</sub>	_	_	± 50	μΑ	2

### Note:

- 1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max OV<sub>IN</sub> values found in Table 3.
- 2. The symbol OV<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

## 2.6.1.2 System Clock AC Timing Specifications

This table provides the system clock (SYSCLK) AC timing specifications.

### Table 12. SYSCLK AC Timing Specifications

At recommended operating conditions with  $OV_{DD} = 3.3 \text{ V}$ , see Table 3.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
SYSCLK frequency	f <sub>SYSCLK</sub>	83.3	_	133.3	MHz	1, 2
SYSCLK cycle time	t <sub>SYSCLK</sub>	7.5	_	12	ns	1, 2
SYSCLK duty cycle	t <sub>KHK</sub> /t <sub>SYSCLK</sub>	40	_	60	%	2
SYSCLK slew rate	_	1	_	4	V/ns	3
SYSCLK peak period jitter	_	_	_	+/-150	ps	_
SYSCLK jitter phase noise at -56 dBc	_	_	_	500	KHz	4
AC Input Swing Limits at 3.3 V OV <sub>DD</sub>	$\Delta V_{AC}$	1.9	_	_	V	_

### Notes:

- 1. **Caution:** The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency, do not exceed their respective maximum or minimum operating frequencies.
- 2. Measured at the rising edge and/or the falling edge at OV<sub>DD</sub>/2.
- 3. Slew rate as measured from  $\pm$  0.3  $\Delta V_{AC}$  at center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

## 2.6.2 Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content. The jitter specification given in Table 13 considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter must meet the chip input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns; the chip is compatible with spread spectrum sources if the recommendations listed in the following table are observed.

**Table 13. Spread Spectrum Clock Source Recommendations** 

At recommended operating conditions with OVDD = 3.3 V, see Table 3.

Parameter	Min	Max	Unit	Note
Frequency modulation	_	60	kHz	_
Frequency spread	_	1.0	%	1, 2

#### Notes:

- 1. SYSCLK frequencies that result from frequency spreading and the resulting core frequency must meet the minimum and maximum specifications given in Table 12.
- 2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device.

### CAUTION

The processor's minimum and maximum SYSCLK and core/platform/DDR frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core/platform/DDR frequency must avoid violating the stated limits by using down-spreading only.

## 2.6.3 Real Time Clock Timing

The real time clock timing (RTC) input is sampled by the platform clock. The output of the sampling latch is then used as an input to the counters of the PIC and the time base unit of the e500-mc; there is no need for jitter specification. The minimum period of the RTC signal must be greater than or equal to 16× the period of the platform clock with a 50% duty cycle. There is no minimum RTC frequency; RTC may be grounded if not needed.

## 2.6.4 dTSEC Gigabit Reference Clock Timing

This table provides the dTSEC gigabit reference clocks AC timing specifications.

Table 14. EC\_GTX\_CLK125 AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Note
EC_GTX_CLK125 frequency	t <sub>G125</sub>	_	125	_	MHz	_
EC_GTX_CLK125 cycle time	t <sub>G125</sub>	_	8	_	ns	_
EC_GTX_CLK125 rise and fall time $LV_{DD} = 2.5 \text{ V}$	t <sub>G125R</sub> /t <sub>G125F</sub>	_	_	0.75	ns	1
EC_GTX_CLK125 duty cycle 1000Base-T for RGMII	t <sub>G125H</sub> /t <sub>G125</sub>	47	_	53	%	2

Table 14. EC\_GTX\_CLK125 AC Timing Specifications (continued)

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Note
EC_GTX_CLK125 jitter	_	_	_	± 150	ps	2

#### Notes:

- 1. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5 and 2.0 V for LV<sub>DD</sub> = 2.5 V.
- EC\_GTX\_CLK125 is used to generate the GTX clock for the dTSEC transmitter with 2% degradation. EC\_GTX\_CLK125
  duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by the dTSEC
  GTX\_CLK. See Section 2.12.2.2, "RGMII AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference
  clock.

## 2.6.5 Other Input Clocks

A description of the overall clocking of this device is available in the *P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual* in the form of a clock subsystem block diagram. For information about the input clock requirements of functional blocks sourced external of the device, such as SerDes, Ethernet Management, eSDHC, Local Bus, see the specific interface section.

## 2.7 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements. This table describes the AC electrical specifications for the RESET initialization timing.

**Table 15. RESET Initialization Timing Specifications** 

Parameter/Condition	Min	Max	Unit	Note
Required assertion time of PORESET_B	1	_	ms	3
Required input assertion time of HRESET_B	32	_	SYSCLKs	1, 2
Input setup time for POR configs with respect to negation of PORESET_B	4	_	SYSCLKs	1
Input hold time for all POR configs with respect to negation of PORESET_B	2	_	SYSCLKs	1
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of PORESET_B	_	5	SYSCLKs	1

### Notes:

- 1. SYSCLK is the primary clock input for the chip.
- The device asserts HRESET\_B as an output when PORESET\_B is asserted to initiate the power-on reset process. The
  device releases HRESET\_B sometime after PORESET\_B is negated. The exact sequencing of HRESET\_B negation is
  documented in Section 4.4.1 "Power-On Reset Sequence," of the P4080 QorlQ Integrated Multicore Communication
  Processor Family Reference Manual.
- 3. PORESET\_B must be driven asserted before the core and platform power supplies are powered up.

This table provides the PLL lock times.

**Table 16. PLL Lock Times** 

Parameter/Condition	Min	Мах	Unit	Note
PLL lock times	_	100	μs	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

## 2.8 Power-on Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry. This table provides the power supply ramp rate specifications.

**Table 17. Power Supply Ramp Rate** 

Parameter	Min	Max	Unit	Note
Required ramp rate for all voltage supplies (including $OV_{DD}/CV_{DD}/GV_{DD}/SV_{DD}/SV_{DD}/SV_{DD}/LV_{DD}$ , all core and platform $V_{DD}$ supplies, $MV_{REF}$ and all $AV_{DD}$ supplies.)	_	36000	V/s	1, 2

#### Note:

- 1. Ramp rate is specified as a linear ramp from 10 to 90%. If non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
- 2. Over full recommended operating temperature range (see Table 3).

## 2.9 DDR2 and DDR3 SDRAM Controller

This section describes the DC and AC electrical specifications for the DDR2 and DDR3 SDRAM controller interface. Note that the required  $GV_{DD}(typ)$  voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

## 2.9.1 DDR2 and DDR3 SDRAM Interface DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR2 SDRAM.

### Table 18. DDR2 SDRAM Interface DC Electrical Characteristics

At recommended operating condition with  $GV_{DD} = 1.8 \text{ V}^1$ , see Table 3

Parameter/Condition	Symbol	Min	Max	Unit	Note
I/O reference voltage	MVREFn	0.49 × GVDD	0.51 × GVDD	V	2, 3, 4
Input high voltage	V <sub>IH</sub>	MVREFn + 0.125	_	V	5
Input low voltage	V <sub>IL</sub>	_	MVREF <i>n</i> - 0.125	V	5
I/O leakage current	l <sub>OZ</sub>	-50	50	μΑ	6
Output high current (V <sub>OUT</sub> = 1.420 V)	Іон	_	-13.4	mA	7, 8
Output low current (V <sub>OUT</sub> = 0.280 V)	I <sub>OL</sub>	13.4	_	mA	7, 8

### Notes:

- 1. GV<sub>DD</sub> is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- 2. MVREFn is expected to be equal to  $0.5 \times GV_{DD}$  and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on MVREFn may not exceed the MVREFn DC level by more than  $\pm 1\%$  of the DC value (that is,  $\pm 18$  mV).
- 3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREFn with a min value of MVREFn 0.04 and a max value of MVREFn + 0.04. This rail must track variations in the DC level of MVREFn.
- 4. The voltage regulator for MVREFn must meet the specifications stated in Table 21.
- 5. Input capacitance load for DQ, DQS, and DQS\_B are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.
- 7. See the IBIS model for the complete output IV curve characteristics.
- 8. IOH and IOL are measured at GVDD = 1.7 V.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.

### Table 19. DDR3 SDRAM Interface DC Electrical Characteristics

At recommended operating condition with  $GV_{DD} = 1.5 \text{ V}^1$ , see Table 3

Parameter/Condition	Symbol	Min	Max	Unit	Note
I/O reference voltage	MVREFn	$0.49 \times \text{GV}_{\text{DD}}$	0.51 × GV <sub>DD</sub>	V	2, 3, 4
Input high voltage	V <sub>IH</sub>	MVREFn + 0.100	GV <sub>DD</sub>	V	5
Input low voltage	V <sub>IL</sub>	GND	MVREF <i>n</i> - 0.100	V	5
I/O leakage current	l <sub>OZ</sub>	-50	50	μΑ	6

#### Notes:

- GV<sub>DD</sub> is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- MVREFn is expected to be equal to 0.5 × GV<sub>DD</sub> and to track GV<sub>DD</sub> DC variations as measured at the receiver. Peak-to-peak
  noise on MVREFn may not exceed the MVREFn DC level by more than ±1% of the DC value (that is, ±15mV).
- 3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREF*n* with a min value of MVREF*n* 0.04 and a max value of MVREF*n* + 0.04. This rail must track variations in the DC level of MVREF*n*.
- 4. The voltage regulator for MVREFn must meet the specifications stated in Table 21.
- 5. Input capacitance load for DQ, DQS, and DQS\_B are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

This table provides the DDR controller interface capacitance for DDR2 and DDR3.

### Table 20. DDR2 and DDR3 SDRAM Capacitance

At recommended operating conditions with  ${\rm GV}_{\rm DD}$  of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3.

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input/output capacitance: DQ, DQS, DQS_B	C <sub>IO</sub>	6	8	pF	1, 2
Delta input/output capacitance: DQ, DQS, DQS_B	C <sub>DIO</sub>	_	0.5	pF	1, 2

### Note:

- 1. This parameter is sampled. GVDD = 1.8 V  $\pm$  0.1 V (for DDR2), f = 1 MHz,  $T_A$  = 25°C,  $V_{OUT}$  = GVDD/2,  $V_{OUT}$  (peak-to-peak) = 0.2 V.
- 2. This parameter is sampled. GVDD = 1.5 V  $\pm$  0.075 V (for DDR3), f = 1 MHz,  $T_A$  = 25°C,  $V_{OUT}$  = GVDD/2,  $V_{OUT}$  (peak-to-peak) = 0.150 V.

This table provides the current-draw characteristics for MVREFn.

### Table 21. Current-Draw Characteristics for MVREFn

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol	Min	Max	Unit	Note
Current draw for DDR2 SDRAM for MVREFn	MVREF <i>n</i>	_	1500	μΑ	_
Current draw for DDR3 SDRAM for MVREFn	MVREF <i>n</i>	_	500	μΑ	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

## 2.9.2 DDR2 and DDR3 SDRAM Interface AC Timing Specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that the required GV<sub>DD</sub>(typ) voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

## 2.9.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR2 SDRAM.

### Table 22. DDR2 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GVDD of 1.8 V, see Table 3

Parameter	Symbol	Min	Max	Unit	Note
AC input low voltage	V <sub>ILAC</sub>	_	MVREF <i>n</i> – 0.20	V	_
AC input high voltage	$V_{IHAC}$	MVREF <i>n</i> + 0.20	_	V	

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3 SDRAM.

### Table 23. DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GVDD of 1.5 V, see Table 3

Para	meter	Symbol	Min	Max	Unit	Note
AC input low voltage	> 1200 MHz data rate	V <sub>ILAC</sub>	_	MVREFn – 0.150	V	_
	≤ 1200 MHz data rate		_	MVREF <i>n</i> – 0.175		
AC input high voltage	> 1200 MHz data rate	V <sub>IHAC</sub>	MVREFn + 0.150	_	V	_
	≤ 1200 MHz data rate		MVREFn + 0.175	_		

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.

### Table 24. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3. Synchronous mode not supported for data rates above 800 MHz, data rate frequencies above 800 MHz must run in asynchronous mode.

Parameter	Symbol	Min	Max	Unit	Note
Controller Skew for MDQS—MDQ/MECC	t <sub>CISKEW</sub>	_	_	ps	1, 2
1333 MHz data rate		-125	125		1, 2, 5
1200 MHz data rate		-142	142		1, 2, 5
1066 MHz data rate		-170	170		1, 2, 5
800 MHz data rate		-200	200		1, 5
667 MHz data rate		-240	240		1, 4, 5

### Table 24. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications (continued)

At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3. Synchronous mode not supported for data rates above 800 MHz, data rate frequencies above 800 MHz must run in asynchronous mode.

Parameter	Symbol	Min	Мах	Unit	Note
Tolerated Skew for MDQS—MDQ/MECC	t <sub>DISKEW</sub>	_	_	ps	3
1333 MHz data rate		-250	250		3, 2
1200 MHz data rate		-275	275		3, 2
1066 MHz data rate		-300	300		3, 2
800 MHz data rate		-425	425		3
667 MHz data rate		-510	510		3, 4

### Note:

- 1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that are captured with MDQS[n]. This must be subtracted from the total timing budget.
- 2. DDR3 only.
- 3. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t<sub>DISKEW</sub>. This can be determined by the following equation: t<sub>DISKEW</sub> = ±(T ÷ 4 abs(t<sub>CISKEW</sub>)) where T is the clock period and abs(t<sub>CISKEW</sub>) is the absolute value of t<sub>CISKEW</sub>.
- 4. DDR2 only.
- 5. t<sub>CISKEW</sub> test coverage is derived from tested t<sub>DISKEW</sub> parameter.

This figure shows the DDR2 and DDR3 SDRAM interface input timing diagram.




Figure 9. DDR2 and DDR3 SDRAM Interface Input Timing Diagram

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

## 2.9.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

This table contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.

## Table 25. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3. Synchronous mode not supported above 800 MHz; frequencies above 800 MHz must run in asynchronous mode.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCK[n] cycle time	t <sub>MCK</sub>	1.5	5	ns	2
ADDR/CMD output setup with respect to MCK	t <sub>DDKHAS</sub>			ns	3
1333 MHz data rate		0.606	_		6
1200 MHz data rate		0.675	_		6
1066 MHz data rate		0.744	_		6
800 MHz data rate		0.917	_		<u> </u>
667 MHz data rate		1.10	_		7
ADDR/CMD output hold with respect to MCK	t <sub>DDKHAX</sub>			ns	3
1333 MHz data rate		0.606	_		6
1200 MHz data rate		0.675	_		6
1066 MHz data rate		0.744	_		6
800 MHz data rate		0.917	_		<u> </u>
667 MHz data rate		1.10	_		7
MCS_B[n] output setup with respect to MCK	t <sub>DDKHCS</sub>			ns	3
1333 MHz data rate		0.606	_		6
1200 MHz data rate		0.675	_		6
1066 MHz data rate		0.744	_		6
800 MHz data rate		0.917	_		_
667 MHz data rate		1.10	_		7
MCS_B[n] output hold with respect to MCK	t <sub>DDKHCX</sub>			ns	3
1333 MHz data rate		0.606	_		6
1200 MHz data rate		0.675	_		6
1066 MHz data rate		0.744	_		6
800 MHz data rate		0.917	_		_
667 MHz data rate		1.10	_		7
MCK to MDQS Skew	t <sub>DDKHMH</sub>			ns	4
≥ 1066 MHz data rate		-0.245	0.245		6, 8
800 MHz data rate		-0.375	0.375		–
667 MHz data rate		-0.6	0.6		7

### Table 25. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications (continued)

At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3. Synchronous mode not supported above 800 MHz; frequencies above 800 MHz must run in asynchronous mode.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MDQ/MECC/MDM output setup with respect to MDQS	t <sub>DDKHDS,</sub> t <sub>DDKLDS</sub>			ps	5
1333 MHz data rate		250	_		5, 6
1200 MHz data rate		275	_		5, 6
1066 MHz data rate		300	_		5, 6
800 MHz data rate		375	_		5
667 MHz data rate		450	_		5
MDQ/MECC/MDM output hold with respect to MDQS	t <sub>DDKHDX,</sub> t <sub>DDKLDX</sub>			ps	5
1333 MHz data rate		250	_		5, 6
1200 MHz data rate		275	_		5, 6
1066 MHz data rate		300	_		5, 6
800 MHz data rate		375	_		5
667 MHz data rate		450	_		5
MDQS preamble	t <sub>DDKHMP</sub>	0.9 × t <sub>MCK</sub>	_	ns	_
MDQS postamble	t <sub>DDKHME</sub>	$0.4 \times t_{MCK}$	$0.6 \times t_{MCK}$	ns	_

#### Note:

- 1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK\_B and MDQS/MDQS\_B referenced measurements are made from the crossing of the two signals.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK\_B, MCS\_B, and MDQ/MECC/MDM/MDQS.
- 4. t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the MDQS override bits (called WR\_DATA\_DELAY) in the TIMING\_CFG\_2 register. This is typically set to the same delay as in DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual for a description and explanation of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe must be centered inside of the data eye at the pins of the microprocessor.
- 6. DDR3 only
- 7. DDR2 only
- 8. For 1200/1333 frequencies it is required to program the start value of the DQS adjust for write leveling.

### NOTE

For the ADDR/CMD setup and hold specifications in Table 25, it is assumed that the clock control register is set to adjust the memory clocks by ½ applied cycle.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

This figure shows the DDR2 and DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (tDDKHMH).




Figure 10. t<sub>DDKHMH</sub> Timing Diagram

This figure shows the DDR2 and DDR3 SDRAM output timing diagram.




Figure 11. DDR2 and DDR3 Output Timing Diagram

This figure provides the AC test load for the DDR2 and DDR3 Controller bus.




Figure 12. DDR2 and DDR3 Controller Bus AC Test Load

# 2.9.2.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface.




Figure 13. DDR2 and DDR3 SDRAM Differential Timing Specifications

### NOTE

VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as MCK\_B or MDQS\_B).

This table provides the DDR2 differential specifications for the differential signals MDQS/MDQS B and MCK/MCK B.

Parameter/Condition **Symbol** Min Max Unit Note Input AC differential cross-point voltage  $0.5 \times GVDD - 0.175$ 0.5 × GVDD + 0.175 ٧  $V_{IXAC}$ Output AC differential cross-point voltage  $V_{OXAC}$  $0.5 \times GVDD - 0.125$ 0.5 × GVDD + 0.125 ٧

Table 26. DDR2 SDRAM Differential Electrical Characteristics

### Note:

1. I/O drivers are calibrated before making measurements.

This table provides the DDR3 differential specifications for the differential signals MDQS/MDQS\_B and MCK/MCK\_B.

**Table 27. DDR3 SDRAM Differential Electrical Characteristics** 

Parameter/Condition	Symbol Min		Max	Unit	Note
Input AC Differential Cross-point Voltage	V <sub>IXAC</sub>	0.5 × GVDD – 0.150	0.5 × GVDD + 0.150	V	_
Output AC Differential Cross-point Voltage	V <sub>OXAC</sub>	0.5 × GVDD – 0.115	0.5 × GVDD + 0.115	V	_

#### Note:

1. I/O drivers are calibrated before making measurements.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

### 2.10 eSPI

This section describes the DC and AC electrical specifications for the eSPI interface.

### 2.10.1 eSPI DC Electrical Characteristics

This table provides the DC electrical characteristics for the eSPI interface operating at  $CV_{DD} = 3.3 \text{ V}$ .

### Table 28. eSPI DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit
Input high voltage	V <sub>IH</sub>	2	_	V
Input low voltage	V <sub>IL</sub>	_	0.8	V
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = CV <sub>DD)</sub>	I <sub>IN</sub>	_	±40	μА
Output high voltage (CV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	_	V
Output low voltage (CV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $CV_{IN}$  values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the  $CV_{IN}$  symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for the eSPI interface operating at  $CV_{DD} = 2.5 \text{ V}$ .

### Table 29. eSPI DC Electrical Characteristics (2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit
Input high voltage	V <sub>IH</sub>	1.7	_	V
Input low voltage	V <sub>IL</sub>	_	0.7	V
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = CV <sub>DD)</sub>	I <sub>IN</sub>	_	±40	μА
Output high voltage $(CV_{DD} = min, I_{OH} = -1 mA)$	V <sub>OH</sub>	2.0	_	V
Output low voltage (CV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)	V <sub>OL</sub>	_	0.4	V

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $CV_{IN}$  values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the  $CV_{IN}$  symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

75

This table provides the DC electrical characteristics for the eSPI interface operating at  $CV_{DD} = 1.8 \text{ V}$ .

### Table 30. eSPI DC Electrical Characteristics (1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit
Input high voltage	V <sub>IH</sub>	1.25	_	V
Input low voltage	V <sub>IL</sub>	_	0.6	V
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = CV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ
Output high voltage (CV <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	_	V
Output low voltage (CV <sub>DD</sub> = min, I <sub>OL</sub> = 0.5 mA)	V <sub>OL</sub>	_	0.4	V

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $CV_{IN}$  values found in Table 3.
- The symbol V<sub>IN</sub>, in this case, represents the CV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

# 2.10.2 eSPI AC Timing Specifications

This table and provide the eSPI input and output AC timing specifications.

Table 31. eSPI AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit	Note
SPI_MOSI output—Master data (internal clock) hold time	t <sub>NIKHOX</sub>	2.2 + (t <sub>PLATFORM_CLK</sub> * SPMODE[HO_ADJ])	_	ns	2, 3
SPI_MOSI output—Master data (internal clock) delay	t <sub>NIKHOV</sub>	_	2.5 + (t <sub>PLATFORM_CLK</sub> * SPMODE[HO_ADJ]	ns	2, 3
SPI_CS outputs—Master data (internal clock) hold time	t <sub>NIKHOX2</sub>	0	_	ns	2
SPI_CS outputs—Master data (internal clock) delay	t <sub>NIKHOV2</sub>	_	6.0	ns	2
SPI inputs—Master data (internal clock) input setup time	t <sub>NIIVKH</sub>	5	_	ns	_
SPI inputs—Master data (internal clock) input hold time	t <sub>NIIXKH</sub>	0	_	ns	_

#### Notes:

- 1. The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{NIKHOV}$  symbolizes the NMSI outputs internal timing (NI) for the time  $t_{SPI}$  memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 3. See the *P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual* for details about the register SPMODE.

This figure provides the AC test load for the eSPI.




Figure 14. eSPI AC Test Load

This figure represent the AC timing from Table 31 in master mode (internal clock). Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also, note that the clock edge is selectable on eSPI.




Figure 15. eSPI AC Timing in Master Mode (Internal Clock) Diagram

### **2.11 DUART**

This section describes the DC and AC electrical specifications for the DUART interface.

# 2.11.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface.

**Table 32. DUART DC Electrical Characteristics** 

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 32. DUART DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	_
Output high voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	_	V	_
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Notes:

# 2.11.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface.

**Table 33. DUART AC Timing Specifications** 

Parameter	Value	Unit	Note
Minimum baud rate	f <sub>PLAT</sub> /(2 × 1,048,576)	baud	1, 3
Maximum baud rate	f <sub>PLAT</sub> /(2 × 16)	baud	1, 2

#### Notes:

- 1. f<sub>PLAT</sub> refers to the internal platform clock.
- 2. The actual attainable baud rate is limited by the latency of interrupt processing.
- 3. This parameter is sampled.

# 2.12 Ethernet: Data Path Three-Speed Ethernet (dTSEC), Management Interface 1 and 2, IEEE Std 1588™

This section provides the AC and DC electrical characteristics for the data path three-speed Ethernet controller, and the Ethernet Management Interfaces.

# 2.12.1 SGMII Timing Specifications

See Section 2.20.8, "SGMII Interface."

# 2.12.2 RGMII Timing Specifications

This section discusses the electrical characteristics for the RGMII interface.

<sup>1.</sup> The symbol OV<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 3.

# 2.12.2.1 RGMII DC Timing Specifications

This table provides the DC electrical characteristics for the RGMII interface.

### Table 34. RGMII DC Electrical Characteristics (LV<sub>DD</sub> = 2.5V)

For recommended operating conditions, see Table 3.

Parameters	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.70	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.70	V	1
Input current (LV <sub>IN</sub> = 0 V or LV <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IH</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, $I_{OH} = -1.0 \text{ mA}$ )	V <sub>OH</sub>	2.00	_	V	_
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	_	0.40	V	_

#### Note:

- The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max LV<sub>IN</sub> values found in Table 3.
- The symbol LV<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

# 2.12.2.2 RGMII AC Timing Specifications

This table presents the RGMII AC timing specifications.

Table 35. RGMII AC Timing Specifications (LV<sub>DD</sub> = 2.5 V)

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Note
Data to clock output skew (at transmitter)	t <sub>SKRGT_TX</sub>	-500	0	500	ps	7
Data to clock input skew (at receiver)	t <sub>SKRGT_RX</sub>	1.0	_	2.6	ns	2
Clock period duration	t <sub>RGT</sub>	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%	3, 4
Duty cycle for Gigabit	t <sub>RGTH</sub> /t <sub>RGT</sub>	45	50	55	%	_
Rise time (20%–80%)	t <sub>RGTR</sub>	_	_	0.75	ns	5, 6
Fall time (20%–80%)	t <sub>RGTF</sub>	_	_	0.75	ns	5, 6

#### Notes:

- 1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.
- 5. Applies to inputs and outputs.
- 6. System/board must be designed to ensure this input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.
- 7. The frequency of RX\_CLK (input) should not exceed the frequency of GTX\_CLK (output) by more than 300 ppm.

79

This figure shows the RGMII AC timing and multiplexing diagrams.




Figure 16. RGMII AC Timing and Multiplexing Diagrams

# 2.12.3 Ethernet Management Interface

This section discusses the electrical characteristics for the EMI1 and EMI2 interfaces. EMI1 is the PHY management interface controlled by the MDIO controller associated with Frame Manager 1 dTSEC1. EMI2 is the XAUI PHY management interface controlled by the MDIO controller associated with Frame Manager 1 10GEC.

# 2.12.3.1 Ethernet Management Interface 1 DC Electrical Characteristics

The DC electrical characteristics for EMI1\_MDIO and EMI1\_MDC are provided in this section.

Table 36. Ethernet Management Interface 1 DC Electrical Characteristics ( $LV_{DD} = 3.3 V$ )

Parameter	Symbol	Min	Max	Unit	Note
High-level input voltage	V <sub>IH</sub>	2	_	V	1
Low-level input voltage	V <sub>IL</sub>	_	0.8	V	1
Input high current (LV <sub>DD</sub> = Max, LV <sub>IN</sub> = 2.4 V)	I <sub>IH</sub>	_	40	μΑ	2
Input low current (LV <sub>DD</sub> = Max, LV <sub>IN</sub> = 0.4 V)	I <sub>IL</sub>	-600	_	μΑ	_
Output high voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = -4 mA)	V <sub>OH</sub>	2.4	_	V	_

Table 36. Ethernet Management Interface 1 DC Electrical Characteristics (LV<sub>DD</sub> = 3.3 V) (continued)

Parameter	Symbol	Min	Max	Unit	Note
Output low voltage (LV <sub>DD</sub> = min, $I_{OL}$ = 4 mA)	$V_{OL}$	1	0.4	V	_

#### Note:

- 1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the min and max LV<sub>IN</sub> respective values found in Table 3.
- 2. The symbol LV<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 37. Ethernet Management Interface 1 DC Electrical Characteristics (LV<sub>DD</sub> = 2.5 V)

For recommended operating conditions, see Table 3.

Parameters	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.70	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.70	V	1
Input high current (V <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IH</sub>	_	40	μΑ	2
Input low current (V <sub>IN</sub> = GND)	I <sub>IL</sub>	-40	_	μΑ	
Output high voltage (LV <sub>DD</sub> = min, $I_{OH}$ = -1.0 mA)	V <sub>OH</sub>	2.00	_	V	_
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	_	0.40	V	_

#### Note:

- 1. The min V<sub>IL</sub>and max V<sub>IH</sub> values are based on the respective min and max LV<sub>IN</sub> values found in Table 3.
- The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

# 2.12.3.2 Ethernet Management Interface 2 DC Electrical Characteristics

Ethernet Management Interface 2 pins function as open drain I/Os. The interface conforms to 1.2 V nominal voltage levels. LV<sub>DD</sub> must be powered to use this interface. The DC electrical characteristics for EMI2\_MDIO and EMI2\_MDC are provided in this section.

Table 38. Ethernet Management Interface 2 DC Electrical Characteristics (1.2 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	0.84	_	V	_
Input low voltage	V <sub>IL</sub>	_	0.36	V	_
Output high voltage (I <sub>OH</sub> = -100 μA)	V <sub>OH</sub>	1.0	_	V	_
Output low voltage (I <sub>OL</sub> = 100 μA)	V <sub>OL</sub>	_	0.2	V	_
Output low current (V <sub>OL</sub> = 0.2 V)	I <sub>OL</sub>	4	_	mA	_
Input capacitance	C <sub>IN</sub>	_	10	pF	_

# 2.12.3.3 Ethernet Management Interface 1 AC Electrical Specifications

### Table 39. Ethernet Management Interface 1 AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Note
MDC frequency	f <sub>MDC</sub>	_	_	2.5	MHz	2
MDC clock pulse width high	t <sub>MDCH</sub>	160	_	_	ns	_
MDC to MDIO delay	t <sub>MDKHDX</sub>	$(16 \times t_{\text{plb\_clk}}) - 6$	_	$(16 \times t_{\text{plb\_clk}}) + 6$	ns	3, 4
MDIO to MDC setup time	t <sub>MDDVKH</sub>	8	_	_	ns	_
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0	_	_	ns	_

#### Notes:

- 1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)</sub>(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time.
- 2. This parameter is dependent on the frame manager clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the MgmtClk Clock EC\_MDC).
- 3. This parameter is dependent on the frame manager clock frequency. The delay is equal to 16 frame manager clock periods ± 6 ns. For example, with a frame manager clock of 400 MHz, the min/max delay is 40 ns ± 6 ns.
- 4. t<sub>plb clk</sub> is the frame manager clock period.

### 2.12.3.4 Ethernet Management Interface 2 AC Electrical Characteristics

### Table 40. Ethernet Management Interface 2 AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Note
MDC frequency	f <sub>MDC</sub>	_	_	2.5	MHz	2
MDC clock pulse width high	t <sub>MDCH</sub>	160	_	_	ns	_
MDC to MDIO delay	t <sub>MDKHDX</sub>	$(0.5 \times (1/f_{MDC})) - 6$	_	$(0.5 \times (1/f_{MDC})) + 6$	ns	3
MDIO to MDC setup time	t <sub>MDDVKH</sub>	8	_	_	ns	
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0	_	_	ns	_

#### Notes:

- 1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)</sub>(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time.
- 2. This parameter is dependent on the frame manager clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the MgmtClk Clock EC\_MDC).
- This parameter is dependent on the management data clock frequency, f<sub>MDC</sub>. The delay is equal to 0.5 management data clock period ±6 ns. For example, with a management data clock of 2.5 MHz, the min/max delay is 200 ns ± 6 ns.

This figure shows the Ethernet Management Interface timing diagram.




Figure 17. Ethernet Management Interface Timing Diagram

# 2.12.4 dTSEC IEEE 1588 Timing Specifications

# 2.12.4.1 dTSEC IEEE 1588 DC Timing Specifications

This table shows dTSEC IEEE 1588 DC electrical characteristics when operating at  $LV_{DD} = 3.3 \text{ V}$  supply.

Table 41. dTSEC IEEE 1588 DC Electrical Characteristics (LV<sub>DD</sub> = 3.3 V)

For recommended operating conditions with  $LV_{DD} = 3.3 \text{ V}$ 

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	2.0	_	V	2
Input low voltage	V <sub>IL</sub>	_	0.9	V	2
Input high current (LV <sub>DD</sub> = Max, V <sub>IN</sub> = 2.1 V)	I <sub>IH</sub>	_	40	μΑ	1
Input low current (LV <sub>DD</sub> = Max, $V_{IN}$ = 0.5 V)	I <sub>IL</sub>	-600	_	μΑ	1
Output high voltage (LV <sub>DD</sub> = Min, $I_{OH} = -1.0 \text{ mA}$ )	V <sub>OH</sub>	2.4	_	V	_
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	_	0.4	V	_

### Note:

- 1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 2and Table 3.
- 2. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective LV<sub>IN</sub> values found in Table 3.

This table shows the dTSEC IEEE 1588 DC electrical characteristics when operating at  $LV_{DD} = 2.5$  V supply.

Table 42. dTSEC IEEE 1588 DC Electrical Characteristics (LV<sub>DD</sub> = 2.5 V)

For recommended operating conditions with LV<sub>DD</sub> = 2.5 V

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	1.70	_	V	_
Input low voltage	V <sub>IL</sub>	_	0.70	V	_

### Table 42. dTSEC IEEE 1588 DC Electrical Characteristics (LV<sub>DD</sub> = 2.5 V) (continued)

For recommended operating conditions with  $LV_{DD} = 2.5 \text{ V}$ 

Parameter	Symbol	Min	Max	Unit	Notes
Input current (LV <sub>IN</sub> = 0 V or LV <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IH</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.00	_	V	_
Output low voltage (LV <sub>DD</sub> = min, $I_{OL}$ = 1.0 mA)	V <sub>OL</sub>	_	0.40	V	_

#### Note:

- 1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max LV<sub>IN</sub> values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbols referenced in Table 2and Table 3.

#### 2.12.4.2 dTSEC IEEE 1588 AC Timing Specifications

This section discusses the electrical characteristics for the dTSEC IEEE 1588 interface.

### Table 43. dTSEC IEEE 1588 AC Timing Specifications


For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
TSEC_1588_CLK clock period	t <sub>T1588CLK</sub>	3.3	_	T <sub>RX_CLK</sub> × 7	ns	1, 3
TSEC_1588_CLK duty cycle	t <sub>T1588CLKH</sub> / t <sub>T1588CLK</sub>	40	50	60	%	2
TSEC_1588_CLK peak-to-peak jitter	t <sub>T1588</sub> CLKINJ	_	_	250	ps	_
Rise time TSEC_1588_CLK (20%-80%)	t <sub>T1588</sub> CLKINR	1.0	_	2.0	ns	
Fall time TSEC_1588_CLK (80%-20%)	t <sub>T1588CLKINF</sub>	1.0	_	2.0	ns	
TSEC_1588_CLK_OUT clock period	t <sub>T1588CLKOUT</sub>	2 × t <sub>T1588CLK</sub>	_	_	ns	4
TSEC_1588_CLK_OUT duty cycle	t <sub>T1588</sub> CLKOTH <sup>/</sup> t <sub>T1588</sub> CLKOUT	30	50	70	%	-
TSEC_1588_PULSE_OUT, TSEC_1588_ALARM_OUT	t <sub>T1588OV</sub>	0.5	_	3.0	ns	_
TSEC_1588_TRIG_IN pulse width	t <sub>T1588TRIGH</sub>	2 × t <sub>T1588CLK_MAX</sub>	_		ns	3

#### Notes:

- 1. T<sub>RX\_CLK</sub> is the maximum clock period of dTSEC receiving clock selected by TMR\_CTRL[CKSEL]. See the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual for a description of TMR\_CTRL registers.
- 2. It needs to be at least two times the clock period of the clock selected by TMR\_CTRL[CKSEL]. See the P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual for a description of TMR\_CTRL registers.
- 3. The maximum value of t<sub>T1588CLK</sub> is not only defined by the value of T<sub>RX CLK</sub>, but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of  $t_{T1588CLK}$  are be 2800, 280, and 56 ns respectively.
- 4. For 1588, there are three input clock sources: TSEC\_1588\_CLK\_IN, RTC and FMan/4. When using TSEC\_1588\_CLK\_IN, the minimum clock period is 2 × t<sub>T1588CLK</sub>.

This figure shows the data and command output AC timing diagram.



**Note:** The output delay is counted starting at the rising edge if t<sub>T1588CLKOUT</sub> is noninverting. Otherwise, it is counted starting at the falling edge.

Figure 18. dTSEC IEEE 1588 Output AC Timing

This figure shows the data and command input AC timing diagram.




Figure 19. dTSEC IEEE 1588 Input AC Timing

### 2.13 USB

This section provides the AC and DC electrical specifications for the USB interface.

### 2.13.1 USB DC Electrical Characteristics

This section provides the DC electrical characteristics for the USB interface.

Table 44. USB DC Electrical Characteristics ( $LV_{DD} = 3.3 V$ )

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage <sup>1</sup>	V <sub>IH</sub>	2.0	_	V	1
Input low voltage	$V_{IL}$	_	0.8	V	1
Input current (LV <sub>IN</sub> = 0 V or LV <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, $I_{OH} = -2 \text{ mA}$ )	V <sub>OH</sub>	2.8		V	_

# Table 44. USB DC Electrical Characteristics ( $LV_{DD}$ = 3.3 V) (continued)

For recommended operating conditions, see Table 3.

Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	$V_{OL}$	_	0.3	V	_
---	----------	---	-----	---	---

#### Notes:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.
- 2. The symbol LV<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

### Table 45. USB DC Electrical Characteristics (LV<sub>DD</sub> = 2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage <sup>1</sup>	V <sub>IH</sub>	1.7	_	V	1
Input low voltage	$V_{IL}$	_	0.7	٧	1
Input current (LV <sub>IN</sub> = 0 V or LV <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, $I_{OH} = -1 \text{ mA}$ )	V <sub>OH</sub>	2.0	_	V	_
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)	$V_{OL}$	_	0.4	٧	_

#### Notes:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.
- 2. The symbol LV<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 46. USB DC Elect	trical Characteristics	$(LV_{DD} = 1.8 V)$
------------------------	------------------------	---------------------

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage <sup>1</sup>	V <sub>IH</sub>	1.25	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.6	V	1
Input current (LV <sub>IN</sub> = 0 V or LV <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, $I_{OH} = -0.5 \text{ mA}$ )	V <sub>OH</sub>	1.35	_	V	_
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 0.5 mA)	V <sub>OL</sub>	_	0.4	V	

#### Notes

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.
- 2. The symbol LV<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

# 2.13.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the chip.

Table 47. USB General Timing Parameters (ULPI Mode Only)

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
USB clock cycle time	tusck	15	_	ns	2, 3, 4, 5
Input setup to USB clock—all inputs	t <sub>USIVKH</sub>	4	_	ns	2, 3, 4, 5
Input hold to USB clock—all inputs	t <sub>USIXKH</sub>	0	_	ns	2, 3, 4, 5
USB clock to output valid—all outputs	t <sub>USKHOV</sub>	_	8	ns	2, 3, 4, 5
Output hold from USB clock—all outputs	t <sub>USKHOX</sub>	2	_	ns	2, 3, 4, 5

#### Notes:

- The symbols for timing specifications follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>USIXKH</sub> symbolizes usb timing (US) for the input (I) to go invalid (X) with respect to the time the usb clock reference (K) goes high (H). Also, t<sub>USKHOX</sub> symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to USB clock.
- All signals are measured from LV<sub>DD</sub>/2 of the rising edge of the USB clock to 0.4 × LV<sub>DD</sub> of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

This figures provide the AC test load and signals for the USB, respectively.





Figure 20. USB AC Test Load



This table provides the USB clock input (USBn\_CLK) AC timing specifications.

Table 48. USBn\_CLK AC Timing Specifications

Parameter/Condition	Conditions	Symbol	Min	Тур	Max	Unit
Frequency range	_	f <sub>USB_CLK_IN</sub>	59.97	60	60.03	MHz
Clock frequency tolerance	_	t <sub>CLK_TOL</sub>	-0.05	0	0.05	%
Reference clock duty cycle	Measured at 1.6 V	t <sub>CLK_DUTY</sub>	40	50	60	%
Total input jitter/time interval error	Peak-to-peak value measured with a second order high-pass filter of 500 kHz bandwidth	<sup>t</sup> CLK_PJ		_	200	ps

# 2.14 Enhanced Local Bus Interface

This section describes the DC and AC electrical specifications for the enhanced local bus interface.

# 2.14.1 Enhanced Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the enhanced local bus interface operating at  $BV_{DD} = 3.3 \text{ V}$ .

### Table 49. Enhanced Local Bus DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2		V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = BV <sub>DD)</sub>	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	_	V	_
Output low voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $BV_{IN}$  values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for the enhanced local bus interface operating at  $BV_{DD} = 2.5 \text{ V}$ .

### Table 50. Enhanced Local Bus DC Electrical Characteristics (2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.7	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.7	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = BV <sub>DD)</sub>	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = -1 mA)	V <sub>OH</sub>	2.0	_	V	
Output low voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $BV_{IN}$  values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

89

This table provides the DC electrical characteristics for the enhanced local bus interface operating at  $BV_{DD} = 1.8 \text{ V}$ .

Table 51. Enhanced Local Bus DC Electrical Characteristics (1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.25	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.6	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = BV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	_	V	_
Output low voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 0.5 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $BV_{IN}$  values found in Table 3.
- 2. The symbol V<sub>IN</sub>, in this case, represents the BV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

# 2.14.2 Enhanced Local Bus AC Timing Specifications

This section describes the AC timing specifications for the enhanced local bus interface.

### 2.14.2.1 Test Condition

This figure provides the AC test load for the enhanced local bus.




Figure 22. Enhanced Local Bus AC Test Load

# 2.14.2.2 Local Bus AC Timing Specification

All output signal timings are relative to the falling edge of any LCLKs. The external circuit must use the rising edge of the LCLKs to latch the data.

All input timings except LGTA/LUPWAIT/LFRB are relative to the rising edge of LCLKs. LGTA/LUPWAIT/LFRB are relative to the falling edge of LCLKs.

This table describes the timing specifications of the local bus interface.

Table 52. Enhanced Local Bus Timing Specifications (BV $_{DD}$  = 3.3 V, 2.5 V, and 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
Local bus cycle time	t <sub>LBK</sub>	10	_	ns	_
Local bus duty cycle	t <sub>LBKH</sub> /t <sub>LBK</sub>	45	55	%	_
LCLK[n] skew to LCLK[m]	t <sub>LBKSKEW</sub>	_	150	ps	2
Input setup (except LGTA/LUPWAIT/LFRB)	t <sub>LBIVKH</sub>	6	_	ns	_
Input hold (except LGTA/LUPWAIT/LFRB)	t <sub>LBIXKH</sub>	1	_	ns	_
Input setup (for LGTA/LUPWAIT/LFRB)	t <sub>LBIVKL</sub>	6	_	ns	_
Input hold (for LGTA/LUPWAIT/LFRB)	t <sub>LBIXKL</sub>	1	_	ns	_
Output delay (Except LALE)	t <sub>LBKLOV</sub>	_	1.5	ns	_
Output hold (Except LALE)	t <sub>LBKLOX</sub>	-3.5	_	ns	5
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKLOZ</sub>	_	2	ns	3
LALE output negation to LAD/LDP output transition (LATCH hold time)	t <sub>LBONOT</sub>	0.8 (LBCR[AHD] = 1)	_	eLBC controller clock cycle	4
		1.8 (LBCR[AHD] = 0)	_	(= 2 platform clock cycles)	

#### Note:

- 1. All signals are measured from BV<sub>DD</sub>/2 of rising/falling edge of LCLK to BV<sub>DD</sub>/2 of the signal in question.
- 2. Skew measured between different LCLKs at BV<sub>DD</sub>/2.
- 3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. t<sub>LBONOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBONOT</sub> is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not the external LCLK. After power on reset, LBCR[AHD] defaults to 0.
- 5. Output hold is negative. This means that output transition happens earlier than the falling edge of LCLK.

This figure shows the AC timing diagram of the local bus interface.





Figure 24 applies to all three controllers that eLBC supports: GPCM, UPM, and FCM. For input signals, the AC timing data is used directly for all three controllers.

For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by  $t_{acs}$  (0,  $\frac{1}{4}$ ,  $\frac{1}{4}$ , 1, 1 +  $\frac{1}{4}$ , 1 +  $\frac{1}{2}$ , 2, 3 cycles), so the final delay is  $t_{acs}$  +  $t_{LBKHOV}$ .

This figure shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.



<sup>&</sup>lt;sup>1</sup> t<sub>addr</sub> is programmable and determined by LCRR[EADC] and ORx[EAD].

Figure 24. GPCM Output Timing Diagram

# 2.15 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

### 2.15.1 eSDHC DC Electrical Characteristics

This table provides the DC electrical characteristics for the eSDHC interface. The eSDHC interface operates at  $OV_{DD} = 3.3 \text{ V}$ , however, SDHC\_DAT[4:7] require  $CV_{DD} = 3.3 \text{ V}$  when muxed extended SDHC data signals are enabled via the RCW[SPI] field.

Table 53. eSDHC Interface DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Characteristic	Symbol	Condition	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	_	$0.625 \times \text{OV}_{\text{DD}}$	_	V	1
Input low voltage	$V_{IL}$	_	_	$0.25 \times \text{OV}_{\text{DD}}$	V	1
Input/output leakage current	I <sub>IN</sub> /I <sub>OZ</sub>	_	<b>-50</b>	50	μΑ	
Output high voltage	V <sub>OH</sub>	$I_{OH} = -100 \mu A$ at $OV_{DD}$ min	$0.75 \times \text{OV}_{\text{DD}}$	_	V	_

<sup>&</sup>lt;sup>2</sup> t<sub>arcs</sub>, t<sub>awcs</sub>, t<sub>aoe</sub>, t<sub>rc</sub>, t<sub>oen</sub>, t<sub>awe</sub>, t<sub>wc</sub>, t<sub>wen</sub> are determined by ORx. See the *P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual*.

### Table 53. eSDHC Interface DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Characteristic	Symbol	Condition	Min	Max	Unit	Note
Output low voltage	V <sub>OL</sub>	$I_{OL} = 100 \mu A$ at $OV_{DD}$ min	_	$0.125 \times OV_{DD}$	V	_
Output high voltage	V <sub>OH</sub>	$I_{OH} = -100 \mu A$ at $OV_{DD}$ min	OV <sub>DD</sub> - 0.2	_	V	2
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA at OV <sub>DD</sub> min	1	0.3	V	2

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.
- 2. Open drain mode for MMC cards only.

# 2.15.2 eSDHC AC Timing Specifications

This table provides the eSDHC AC timing specifications as defined in Figure 25.

### Table 54. eSDHC AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
SD_CLK clock frequency:  SD Full-speed/high-speed mode  MMC Full-speed/high-speed mode	f <sub>SHSCK</sub>	0	25/50 20/52	MHz	2, 4
SD_CLK clock low time—Full-speed/High-speed mode	t <sub>SHSCKL</sub>	10/7	_	ns	4
SD_CLK clock high time—Full-speed/High-speed mode	t <sub>SHSCKH</sub>	10/7	_	ns	4
SD_CLK clock rise and fall times	t <sub>SHSCKR/</sub> t <sub>SHSCKF</sub>	_	3	ns	4
Input setup times: SD_CMD, SD_DATx, SD_CD to SD_CLK	t <sub>SHSIVKH</sub>	2.5	_	ns	3, 4, 5
Input hold times: SD_CMD, SD_DATx, SD_CD to SD_CLK	t <sub>SHSIXKH</sub>	2.5	_	ns	4, 5
Output delay time: SD_CLK to SD_CMD, SD_DATx valid	t <sub>SHSKHOV</sub>	-3	3	ns	4, 5

#### Notes:

- 1. The symbols used for timing specifications herein follow the pattern of t<sub>(first three letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first three letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>FHSKHOV</sub> symbolizes eSDHC high-speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that in general, the clock reference symbol is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. In full-speed mode, the clock frequency value can be 0–25 MHz for an SD card and 0–20 MHz for an MMC card. In high-speed mode, the clock frequency value can be 0–50 MHz for an SD card and 0–52 MHz for an MMC card.
- 3. To satisfy setup timing, one way board routing delay between Host and Card, on SD\_CLK, SD\_CMD and SD\_DATx should not exceed 1 ns.
- 4.  $C_{CARD} \le 10$  pF, (1 card), and  $C_{L} = C_{BUS} + C_{HOST} + C_{CARD} \le 40$  pF
- 5. The parameter values apply to both full-speed and high-speed modes.

This figure provides the eSDHC clock input timing diagram.





Figure 25. eSDHC Clock Input Timing Diagram

This figure provides the data and command input/output timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

Figure 26. eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock

# 2.16 Programmable Interrupt Controller (PIC) Specifications

This section describes the DC and AC electrical specifications for the programmable interrupt controller (PIC).

# 2.16.1 PIC DC specifications

This table provides the DC electrical characteristics for the PIC interface.

**Table 55. PIC DC Electrical Characteristics** 

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	_	V	_

### Table 55. PIC DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>		0.4	V	

#### Note:

- 1. The min V<sub>IL</sub>and max V<sub>IH</sub> values are based on the min and max OV<sub>IN</sub> respective values found in Table 3.
- 2. The symbol  $OV_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 3.

# 2.16.2 PIC AC Timing Specifications

This table provides the PIC input and output AC timing specifications.

### Table 56. PIC Input AC Timing Specifications

At recommended operating conditions at Table 3.

Characteristic	Symbol	Min	Max	Unit	Note
PIC inputs—minimum pulse width	t <sub>PIWID</sub>	3	_	SYSCLKs	1

#### Note:

 PIC inputs and outputs are asynchronous to any visible clock. PIC outputs must be synchronized before use by any external synchronous logic. PIC inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation when working in edge triggered mode

### 2.17 JTAG Controller

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface.

### 2.17.1 JTAG DC Electrical Characteristics

This table provides the JTAG DC electrical characteristics.

### **Table 57. JTAG DC Electrical Characteristics**

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	_	V	_
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V	_

### Note:

- 1. The min V<sub>IL</sub>and max V<sub>IH</sub> values are based on the respective min and max OV<sub>IN</sub> values found in Table 3.
- 2. The symbol  $V_{\text{IN}}$ , in this case, represents the  $OV_{\text{IN}}$  symbol found in Figure 3.

# 2.17.2 JTAG AC Timing Specifications

This table provides the JTAG AC timing specifications as defined in Figure 27 through Figure 30.

### **Table 58. JTAG AC Timing Specifications**

For recommended operating conditions, see Table 3

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	_
JTAG external clock cycle time	t <sub>JTG</sub>	30	_	ns	_
JTAG external clock pulse width measured at 1.4 V	t <sub>JTKHKL</sub>	15	_	ns	_
JTAG external clock rise and fall times	t <sub>JTGR</sub> /t <sub>JTGF</sub>	0	2	ns	_
TRST assert time	t <sub>TRST</sub>	25	_	ns	2
Input setup times	t <sub>JTDVKH</sub>	4	_	ns	_
Input hold times	t <sub>JTDXKH</sub>	10	_	ns	_
Output valid times  Boundary-scan data TDO	0	_	15 10	ns	3
Output hold times	t <sub>JTKLDX</sub>	0	_	ns	3

#### Notes:

- 1. The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)</sub>(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. TRST\_B is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling edge of t<sub>TCLK</sub> to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.




Figure 27. AC Test Load for the JTAG Interface

This figure provides the JTAG clock input timing diagram.




Figure 28. JTAG Clock Input Timing Diagram

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

97

This figure provides the TRST timing diagram.





Figure 29. TRST\_B Timing Diagram

This figure provides the boundary-scan timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

Figure 30. Boundary-Scan Timing Diagram

# 2.18 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface.

# 2.18.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the I<sup>2</sup>C interfaces.

Table 59. I<sup>2</sup>C DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	0	0.4	V	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 $\times$ OV $_{DD}$ and 0.9 $\times$ OV $_{DD}(max)$	I <sub>I</sub>	-40	40	μΑ	4

### Table 59. I<sup>2</sup>C DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Capacitance for each I/O pin	CI	-	10	рF	_

#### Notes:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.
- 2. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. For information about the digital filter used, see *P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual*.
- 4. I/O pins obstruct the SDA and SCL lines if OV<sub>DD</sub> is switched off.

# 2.18.2 I<sup>2</sup>C AC Electrical Specifications

This table provides the AC timing parameters for the I<sup>2</sup>C interfaces.

# Table 60. I<sup>2</sup>C AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz	2
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	_	μS	_
High period of the SCL clock	t <sub>I2CH</sub>	0.6	_	μS	_
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	_	μS	_
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	_	μS	_
Data setup time	t <sub>I2DVKH</sub>	100	_	ns	_
Data input hold time:  CBUS compatible masters  I <sup>2</sup> C bus devices		<u> </u>		μS	3
Data output delay time	t <sub>I2OVKL</sub>	_	0.9	μS	4
Setup time for STOP condition	t <sub>I2PVKH</sub>	0.6	_	μS	_
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μS	_
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	0.1 × OV <sub>DD</sub>	_	V	_
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times \text{OV}_{\text{DD}}$	_	V	_
Capacitive load for each bus line	Cb	_	400	pF	_

99

### Table 60. I<sup>2</sup>C AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
					1

#### Notes:

- 1. The symbols used for timing specifications herein follow the pattern  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for outputs. For example,  $t_{I2DVKH}$  symbolizes  $I^2C$  timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{I2SXKL}$  symbolizes  $I^2C$  timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes  $I^2C$  timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time.
- 2. The requirements for I<sup>2</sup>C frequency calculation must be followed. See application note AN2919, "Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the chip acts as the I<sup>2</sup>C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the chip does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the chip as transmitter, see application note AN2919, "Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL."
- 4. The maximum t<sub>I2OVKL</sub> must be met only if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.

This figure provides the AC test load for the I<sup>2</sup>C.




Figure 31. I<sup>2</sup>C AC Test Load

This figure shows the AC timing diagram for the I<sup>2</sup>C bus.




Figure 32. I<sup>2</sup>C Bus AC Timing Diagram

### 2.19 **GPIO**

This section describes the DC and AC electrical characteristics for the GPIO interface. GPIO[0:29] operate at  $OV_{DD} = 3.3 \text{ V}$ , while GPIO[30:31] operate at  $LV_{DD}$ . See Table 1.

### 2.19.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for GPIO pins operating at  $LV_{DD}$  or  $OV_{DD} = 3.3 \text{ V}$ .

### Table 61. GPIO DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD)</sub>	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	_	V	_
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $OV_{IN}$  respective values found in Table 3.
- 2. The symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for GPIO pins operating at  $LV_{DD} = 2.5 \text{ V}$ .

### Table 62. GPIO DC Electrical Characteristics (2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.7	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.7	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = LV <sub>DD)</sub>	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = -1 mA)	V <sub>OH</sub>	2.0	_	V	_
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for GPIO pins operating at  $LV_{DD} = 1.8 \text{ V}$ .

### Table 63. GPIO DC Electrical Characteristics (1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.25	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.6	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	_	V	_
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 0.5 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

# 2.19.2 GPIO AC Timing Specifications

This table provides the GPIO input and output AC timing specifications.

### **Table 64. GPIO Input AC Timing Specifications**

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Unit	Note
GPIO inputs—minimum pulse width	t <sub>PIWID</sub>	20	ns	1

#### Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs must be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t<sub>PIWID</sub> to ensure proper operation.

This figure provides the AC test load for the GPIO.




Figure 33. GPIO AC Test Load

# 2.20 High-Speed Serial Interfaces (HSSI)


The chip features a Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express, serial RapidIO, XAUI, Aurora and SGMII data transfers.

This section describes the common portion of SerDes DC electrical specifications: the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also shown.

# 2.20.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

The following figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. The following figure shows the waveform for either a transmitter output (SD\_TXn and SD\_TXn\_B) or a receiver input (SD\_RXn and SD\_RXn\_B). Each signal swings between A volts and B volts where A > B.



Differential Peak-Peak Voltage,  $V_{DIFFpp} = 2 \times V_{DIFFp}$  (not shown) Figure 34. Differential Voltage Definitions for Transmitter or Receiver

Using this waveform, the definitions are as shown in the following list. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment:

### Single-Ended Swing

The transmitter output signals and the receiver input signals  $SD_TXn$ ,  $SD_TXn_B$ ,  $SD_RXn$  and  $SD_RXn_B$  each have a peak-to-peak swing of A - B volts. This is also referred as each signal wire's single-ended swing.

### Differential Output Voltage, VOD (or Differential Output Swing):

The differential output voltage (or swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SD\_TXn} - V_{SD\_TXn\_B}$ . The  $V_{OD}$  value can be either positive or negative.

### **Differential Input Voltage, V**<sub>ID</sub> (or **Differential Input Swing**):

The differential input voltage (or swing) of the receiver,  $V_{ID}$ , is defined as the difference of the two complimentary input voltages:  $V_{SD\_RXn} - V_{SD\_RXn\_B}$ . The  $V_{ID}$  value can be either positive or negative.

# Differential Peak Voltage, $V_{DIFFp}$

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage,  $V_{DIFFp} = |A - B|$  volts.

# Differential Peak-to-Peak, $V_{DIFFp-p}$

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A-B to -(A-B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage,  $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A-B)|$  volts, which is twice the differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as  $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$ .

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

#### **Differential Waveform**

The differential waveform is constructed by subtracting the inverting signal ( $SD_TXn_B$ , for example) from the non-inverting signal ( $SD_TXn_B$ , for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. See Figure 39 as an example for differential waveform.

### Common Mode Voltage, $V_{cm}$

The common mode voltage is equal to half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output,

 $V_{cm\_out} = (V_{SD\_TXn} + V_{SD\_TXn\_B}) \div 2 = (A + B) \div 2$ , which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. It may be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset on some occasions.

To illustrate these definitions using real values, consider the example of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and outputs, TD and TD\_B. If these outputs have a swing from 2.0 V to 2.5 V, the peak-to-peak voltage swing of each signal (TD or TD\_B) is 500 mV p-p, which is referred to as the single-ended swing for each signal. Because the differential signaling environment is fully symmetrical in this example, the transmitter output's differential swing ( $V_{OD}$ ) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV. In other words,  $V_{OD}$  is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage ( $V_{DIFFp}$ ) is 500 mV. The peak-to-peak differential voltage ( $V_{DIFFp-p}$ ) is 1000 mV p-p.

### 2.20.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD\_REF\_CLK1 and SD\_REF\_CLK1\_B for SerDes bank1, SD\_REF\_CLK3 and SD\_REF\_CLK3 B for SerDes banks 2 and 3.

### **NOTE**

SerDes bank 2 is driven internally by SD\_REF\_CLK3 and bank 3's PLL. SD\_REF\_CLK2 continues to clock internal logic for bank 2 and therefore, SD\_REF\_CLK2 and SD\_REF\_CLK2\_B are still required when bank 2 is enabled. SD\_REF\_CLK3 is required when either bank 2 or bank 3 are enabled.

SerDes banks 1–3 may be used for various combinations of the following IP blocks based on the RCW Configuration field SRDS\_PRTCL:

- SerDes bank 1: PEX1/2/3, sRIO1/2, SGMII, Aurora.
- SerDes bank 2: PEX3, SGMII, or XAUI.
- SerDes bank 3: SGMII, or XAUI.

The following sections describe the SerDes reference clock requirements and provide application information.

### 2.20.2.1 SerDes Reference Clock Receiver Characteristics

This figure shows a receiver reference diagram of the SerDes reference clocks.




Figure 35. Receiver of SerDes Reference Clocks

The characteristics of the clock signals are as follows:

- The SerDes transceivers core power supply voltage requirements (SV<sub>DD</sub>) are as specified in Section 2.1.2, "Recommended Operating Conditions."
- The SerDes reference clock receiver reference circuit structure is as follows:
  - The SD\_REF\_CLK*n* and SD\_REF\_CLK*n*\_B are internally AC-coupled differential inputs as shown in Figure 35. Each differential clock input (SD\_REF\_CLK*n* or SD\_REF\_CLK*n*\_B) has on-chip 50-Ω termination to SGND followed by on-chip AC-coupling.
  - The external reference clock driver must be able to drive this termination.
  - The SerDes reference clock input can be either differential or single-ended. See the differential mode and single-ended mode descriptions below for detailed requirements.
- The maximum average current requirement also determines the common mode voltage range.
  - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
  - This current limitation sets the maximum common mode input voltage to be less than 0.4 V ( $0.4 \text{ V} \div 50 = 8 \text{ mA}$ ) while the minimum common mode input level is 0.1 V above SGND. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
  - If the device driving the SD\_REF\_CLKn and SD\_REF\_CLKn\_B inputs cannot drive 50 Ω to SGND DC or the drive strength of the clock driver chip exceeds the maximum input current limitations, it must be AC-coupled off-chip.
- The input amplitude requirement is described in detail in the following sections.

# 2.20.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs, as described below:

- Differential Mode
  - The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing of less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
  - For an external DC-coupled connection, as described in Section 2.20.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) as between 100 mV and 400 mV. The following figure shows the SerDes reference clock input requirement for DC-coupled connection scheme.




Figure 36. Differential Reference Clock Input DC Requirements (External DC-Coupled)

— For an external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different common mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (SGND). The following figure shows the SerDes reference clock input requirement for AC-coupled connection scheme.




Figure 37. Differential Reference Clock Input DC Requirements (External AC-Coupled)

- Single-Ended Mode
  - The reference clock can also be single-ended. The SD\_REF\_CLKn input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from V<sub>MIN</sub> to V<sub>MAX</sub>) with SD\_REF\_CLKn\_B either left unconnected or tied to ground.
  - The SD\_REF\_CLK*n* input average voltage must be between 200 and 400 mV. The following figure shows the SerDes reference clock input requirement for single-ended signaling mode.

— To meet the input amplitude requirement, the reference clock inputs may need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase (SD\_REF\_CLKn\_B) through the same source impedance as the clock input (SD\_REF\_CLKn) in use.




Figure 38. Single-Ended Reference Clock Input DC Requirements

# 2.20.2.3 AC Requirements for SerDes Reference Clocks

This table lists AC requirements for the PCI Express, SGMII, serial RapidIO and Aurora SerDes reference clocks to be guaranteed by the customer's application design.

Table 65. SD\_REF\_CLKn and SD\_REF\_CLKn\_B Input Clock Requirements

At recommended operating conditions with  $SV_{DD} = 1.0 \text{ V}$ .

Parameter	Symbol	Min	Тур	Max	Unit	Note
SD_REF_CLK/SD_REF_CLK_B frequency range	t <sub>CLK_REF</sub>	_	100/125	_	MHz	1
SD_REF_CLK/SD_REF_CLK _B clock frequency tolerance	<sup>t</sup> CLK_TOL	-350	_	350	ppm	_
SD_REF_CLK/SD_REF_CLK_B reference clock duty cycle (measured at 1.6 V)	<sup>t</sup> CLK_DUTY	40	50	60	%	_
SD_REF_CLK/SD_REF_CLK_B max deterministic peak-peak jitter at 10 <sup>-6</sup> BER	t <sub>CLK_DJ</sub>	_	_	42	ps	
SD_REF_CLK/SD_REF_CLK_B total reference clock jitter at 10 <sup>-6</sup> BER (peak-to-peak jitter at refClk input)	t <sub>CLK_TJ</sub>	_	_	86	ps	2
SD_REF_CLK/SD_REF_CLK_B rising/falling edge rate	<sup>t</sup> CLKRR/ <sup>t</sup> CLKFR	1	_	4	V/ns	3

### Table 65. SD\_REF\_CLKn and SD\_REF\_CLKn\_B Input Clock Requirements (continued)

At recommended operating conditions with  $SV_{DD} = 1.0 \text{ V}$ .

Parameter	Symbol	Min	Тур	Max	Unit	Note
Differential input high voltage	V <sub>IH</sub>	200	_	_	mV	4
Differential input low voltage	V <sub>IL</sub>	_	_	-200	mV	4
Rising edge rate (SD_REF_CLKn) to falling edge rate (SD_REF_CLKn) matching	Rise-fall matching	_	_	20	%	5, 6

#### Notes:

- 1. Caution: Only 100 and 125 have been tested. In-between values do not work correctly with the rest of the system.
- 2. Limits from PCI Express CEM Rev 2.0
- 3. Measured from –200 mV to +200 mV on the differential waveform (derived from SD\_REF\_CLKn minus SD\_REF\_CLKn\_B). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 39.
- 4. Measurement taken from differential waveform
- 5. Measurement taken from single-ended waveform
- 6. Matching applies to rising edge for SD\_REF\_CLKn and falling edge rate for SD\_REF\_CLKn\_B. It is measured using a 200 mV window centered on the median cross point where SD\_REF\_CLKn rising meets SD\_REF\_CLKn\_B falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD\_REF\_CLKn must be compared to the fall edge rate of SD\_REF\_CLKn\_B, the maximum allowed difference must not exceed 20% of the slowest edge rate. See Figure 40.




Figure 39. Differential Measurement Points for Rise and Fall Time




Figure 40. Single-Ended Measurement Points for Rise and Fall Time Matching

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# 2.20.2.4 Spread-Spectrum Clock

- SD\_REF\_CLK1/SD\_REF\_CLK1\_B were designed to work with a spread spectrum clock (+0 to 0.5% spreading at 30–33 kHz rate is allowed), assuming both ends have same reference clock. For better results, a source without significant unintended modulation must be used.
- SD\_REF\_CLK2/SD\_REF\_CLK2\_B were designed to work with a spread spectrum clock (+0 to 0.5% spreading at 30–33 kHz rate is allowed), assuming both ends have same reference clock and the industry protocol specifications supports it. For better results, a source without significant unintended modulation must be used.
- SD\_REF\_CLK3/SD\_REF\_CLK3\_B are not intended to be used with, and must not be clocked by, a spread spectrum clock source.

### 2.20.3 SerDes Transmitter and Receiver Reference Circuits

This figure shows the reference circuits for SerDes data lane's transmitter and receiver.




Figure 41. SerDes Transmitter and Receiver Reference Circuits

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below based on the application usage:

- Section 2.20.4, "PCI Express"
- Section 2.20.5, "Serial RapidIO (sRIO)"
- Section 2.20.6, "XAUI"
- Section 2.20.7, "Aurora"
- Section 2.20.8, "SGMII Interface"

Note that external AC-coupling capacitor is required for the above serial transmission protocols per the protocol's standard requirements.

# 2.20.4 PCI Express

This section describes the clocking dependencies, DC and AC electrical specifications for the PCI Express bus.

# 2.20.4.1 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a  $\pm 300$  ppm tolerance.

#### 2.20.4.2 PCI Express Clocking Requirements for SD REF CLKn and SD REF CLKn B

This section specifies PCI Express requirements for SD REF CLKn and SD REF CLKn B, where n = [1-3]. SerDes banks 1-2 may be used for various SerDes PCI Express configurations based on the RCW Configuration field SRDS PRTCL. PCI Express is not supported on SerDes bank 3. SD REF CLK3 and SD REF CLK3 B must be supplied to use PCI Express on SerDes bank 2.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

#### 2.20.4.3 **PCI Express DC Physical Layer Specifications**

This section contains the DC specifications for the physical layer of PCI Express on this device.

#### 2.20.4.3.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 66. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output DC Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V.

Parameter	Symbol	Min	Typical	Max	Units	Note
Differential peak-to-peak output voltage	V <sub>TX-DIFFp-p</sub>	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2 \times  V_{TX-D+} - V_{TX-D-} $ See Note 1.
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO</sub>	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
DC differential Tx impedance	Z <sub>TX-DIFF-DC</sub>	80	100	120	Ω	Tx DC differential mode low Impedance
Transmitter DC impedance	Z <sub>TX-DC</sub>	40	50	60	Ω	Required Tx D+ as well as D– DC Impedance during all states

#### Note:

This table defines the PCI Express 2.0 (5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 67. PCI Express 2.0 (5 GT/s) Differential Transmitter (Tx) Output DC Specifications

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Typical	Max	Units	Note
Differential peak-to-peak output voltage	V <sub>TX-DIFFp-p</sub>	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2 \times  V_{TX-D+} - V_{TX-D-} $ See Note 1.
Low Power differential peak-to-peak output voltage	$V_{TX\text{-}DIFFp\text{-}p\_low}$	400	500	1200	mV	$V_{TX-DIFFp-p} = 2 \times  V_{TX-D+} - V_{TX-D-} $ See Note 1.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4 109 Freescale Semiconductor

<sup>1.</sup> Measured at the package pins with a test load of 50  $\Omega$  to GND on each pin.

# Table 67. PCI Express 2.0 (5 GT/s) Differential Transmitter (Tx) Output DC Specifications (continued)

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Typical	Max	Units	Note
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO-3.5dB</sub>	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO-6.0dB</sub>	5.5	6.0	6.5	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
DC differential Tx impedance	Z <sub>TX-DIFF-DC</sub>	80	100	120	Ω	Tx DC differential mode low impedance
Transmitter DC Impedance	Z <sub>TX-DC</sub>	40	50	60	Ω	Required Tx D+ as well as D– DC impedance during all states

#### Note:

# 2.20.4.4 PCI Express DC Physical Layer Receiver Specifications

This section discusses the PCI Express DC physical layer receiver specifications 2.5 GT/s, and 5 GT/s

This table defines the DC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins.

Table 68. PCI Express 2.0 (2.5 GT/s) Differential Receiver (Rx) Input DC Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Units	Note
Differential input peak-to-peak voltage	V <sub>RX-DIFFp-p</sub>	120	1000	1200	mV	$V_{RX-DIFFp-p} = 2 \times  V_{RX-D+} - V_{RX-D-} $ See Note 1.
DC differential input impedance	Z <sub>RX-DIFF-DC</sub>	80	100	120	Ω	Rx DC differential mode impedance. See Note 2
DC input impedance	Z <sub>RX-DC</sub>	40	50	60	Ω	Required Rx D+ as well as D- DC Impedance (50 ±20% tolerance). See Notes 1 and 2.
Powered down DC input impedance	Z <sub>RX-HIGH-IMP-DC</sub>	50	_	_	kΩ	Required Rx D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3.

<sup>1.</sup> Measured at the package pins with a test load of  $50\Omega$  to GND on each pin.

### Table 68. PCI Express 2.0 (2.5 GT/s) Differential Receiver (Rx) Input DC Specifications (continued)

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Units	Note
Electrical idle detect threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	ı	175		$V_{RX\text{-IDLE-DET-DIFFp-p}} = 2 \times  V_{RX\text{-D+}} - V_{RX\text{-D-}} $ Measured at the package pins of the receiver

### Notes:

- 1. Measured at the package pins with a test load of  $50\Omega$  to GND on each pin.
- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The Rx DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the Rx ground.

This table defines the DC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 69. PCI Express 2.0 (5 GT/s) Differential Receiver (Rx) Input DC Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Units	Note
Differential input peak-to-peak voltage	V <sub>RX-DIFFp-p</sub>	120	1000	1200	٧	$V_{RX-DIFFp-p} = 2 \times IV_{RX-D+} - V_{RX-D-}I$ See Note 1.
DC differential input impedance	Z <sub>RX-DIFF-DC</sub>	80	100	120	Ω	Rx DC Differential mode impedance. See Note 2
DC input impedance	Z <sub>RX-DC</sub>	40	50	60	Ω	Required Rx D+ as well as D- DC Impedance (50 ±20% tolerance). See Notes 1 and 2.
Powered down DC input impedance	Z <sub>RX-HIGH-IMP-DC</sub>	50	_	_	kΩ	Required Rx D+ as well as D- DC Impedance when the Receiver terminations do not have power. See Note 3.
Electrical idle detect threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	_	175	mV	$\begin{array}{l} V_{\text{RX-IDLE-DET-DIFFp-p}} = \\ 2 \times  V_{\text{RX-D+}} - V_{\text{RX-D-}}  \\ \text{Measured at the package pins of the} \\ \text{receiver} \end{array}$

#### Notes:

- 1. Measured at the package pins with a test load of  $50\Omega$  to GND on each pin.
- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- The Rx DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the Rx ground.

# 2.20.4.5 PCI Express AC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

#### **PCI Express AC Physical Layer Transmitter Specifications** 2.20.4.5.1

This section discusses the PCI Express AC physical layer transmitter specifications 2.5 GT/s, and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) AC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 70. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output AC Specifications

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Тур	Max	Units	Note
Unit interval	UI	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1.
Minimum Tx eye width	T <sub>TX-EYE</sub>	0.75	ı	_	UI	The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25$ UI. Does not include spread spectrum or RefCLK jitter. Includes device random jitter at $10^{-12}$ . See Notes 2 and 3.
Maximum time between the jitter median and maximum deviation from the median.	T <sub>TX-EYE-MEDIAN-</sub> to- MAX-JITTER		_	0.125	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{TX\text{-DIFFp-p}} = 0$ V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. See Notes 2 and 3.
AC coupling capacitor	C <sub>TX</sub>	75	_	200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 4.

### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage test load as shown in Figure 42 and measured over any 250 consecutive Tx UIs.
- 3. A  $T_{TX-EYE} = 0.75$  UI provides for a total sum of deterministic and random jitter budget of  $T_{TX-MAX-JITTER} = 0.25$  UI for the transmitter collected over any 250 consecutive Tx UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The chip's SerDes transmitter does not have C<sub>TX</sub> built-in. An external AC coupling capacitor is required.

This table defines the PCI Express 2.0 (5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 71. PCI Express 2.0 (5 GT/s) Differential Transmitter (Tx) Output AC Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Units	Note
Unit Interval	UI	199.94	200.00	200.06	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1.
Minimum Tx eye width	T <sub>TX-EYE</sub>	0.75	_	_	UI	The maximum Transmitter jitter can be derived as:  T <sub>TX-MAX-JITTER</sub> = 1 - T <sub>TX-EYE</sub> = 0.25 UI. See Notes 2 and 3.
Tx RMS deterministic jitter > 1.5 MHz	T <sub>TX-HF-DJ-DD</sub>	_	_	0.15	ps	_
Tx RMS deterministic jitter < 1.5 MHz	T <sub>TX-LF-RMS</sub>	_	3.0	_	ps	Reference input clock RMS jitter (< 1.5 MHz) at pin < 1 ps
AC coupling capacitor	C <sub>TX</sub>	75	_	200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 4.

#### Notes:

- 1. No test load is necessarily associated with this value.
- Specified at the measurement point into a timing and voltage test load as shown in Figure 42 and measured over any 250 consecutive Tx UIs.
- 3. A T<sub>TX-EYE</sub> = 0.75 UI provides for a total sum of deterministic and random jitter budget of T<sub>TX-MAX-JITTER</sub> = 0.25 UI for the Transmitter collected over any 250 consecutive Tx UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The chip's SerDes transmitter does not have C<sub>TX</sub> built-in. An external AC coupling capacitor is required.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# 2.20.4.5.2 PCI Express AC Physical Layer Receiver Specifications

This section discusses the PCI Express AC physical layer receiver specifications 2.5 GT/s, and 5 GT/s.

This table defines the AC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 72. PCI Express 2.0 (2.5 GT/s) Differential Receiver (Rx) Input AC Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Units	Note
Unit Interval	UI	399.88	400.00	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1.
Minimum receiver eye width	T <sub>RX-EYE</sub>	0.4	_	_	UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6 \text{ UI}.$ See Notes 2 and 3.
Maximum time between the jitter median and maximum deviation from the median.	T <sub>RX</sub> -EYE-MEDIAN- to-MAX-JITTER	_	_	0.3	UI	Jitter is defined as the measurement variation of the crossing points (V <sub>RX-DIFFp-p</sub> = 0 V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. See Notes 2, 3, and 4.

### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 42 must be used as the Rx device when taking measurements. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T<sub>RX-EYE</sub> = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive Tx UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. It is recommended that the recovered Tx UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

This table defines the AC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers (RXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 73. PCI Express 2.0 (5 GT/s) Differential Receiver (Rx) Input AC Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Units	Note
Unit Interval	UI	199.40	200.00	200.06	ps	Each UI is 400 ps ±300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1.
Max Rx inherent timing error	T <sub>RX-TJ-CC</sub>	_	_	0.4	UI	The maximum inherent total timing error for common RefClk Rx architecture
Maximum time between the jitter median and maximum deviation from the median	T <sub>RX-TJ-DC</sub>	_	_	0.34	UI	Max Rx inherent total timing error
Max Rx inherent deterministic timing error	T <sub>RX-DJ-DD-CC</sub>	_	_	0.30	UI	The maximum inherent deterministic timing error for common RefClk Rx architecture
Max Rx inherent deterministic timing error	T <sub>RX-DJ-DD-DC</sub>	_	_	0.24	UI	The maximum inherent deterministic timing error for common RefClk Rx architecture

### Note:

# 2.20.4.6 Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be connected to the test/measurement load within 0.2 inches of that load, as shown in the following figure.

#### NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.




Figure 42. Test/Measurement Load

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

<sup>1.</sup> No test load is necessarily associated with this value.

# 2.20.5 Serial RapidIO (sRIO)

This section describes the DC and AC electrical specifications for the serial RapidIO interface of the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitters (short run and long run) and a single receiver are specified for each of two baud rates: 2.50 and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that accepts signals from both the short run and long run transmitter specifications.

The short run transmitter must be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of  $\pm 100$  ppm. The worst case frequency difference between any transmit and receive clock is 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

# 2.20.5.1 Signal Definitions

This section defines the terms used in the description and specification of the differential signals used by the LP-Serial links. The following figure shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and TD\_B) or a receiver input (RD and RD\_B). Each signal swings between A volts and B volts where A > B. Using these waveforms, the definitions are as follows:

- The transmitter output signals and the receiver input signals—TD, TD\_B, RD, and RD\_B—each have a peak-to-peak swing of A B volts.
- The differential output signal of the transmitter,  $V_{OD}$ , is defined as  $V_{TD} V_{TD \ B}$
- The differential input signal of the receiver,  $V_{ID}$ , is defined as  $V_{RD} V_{RD\ B}$
- The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to –(A B) volts
- The peak value of the differential transmitter output signal and the differential receiver input signal is A B volts.
- The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is  $2 \times (A B)$  volts.




Figure 43. Differential Peak-Peak Voltage of Transmitter or Receiver

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V, and each of its outputs, TD and TD\_B, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and TD\_B is 500 mV p-p. The differential output signal ranges between 500 mV and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV p-p.

# 2.20.5.2 Equalization

With the use of high-speed serial links, the interconnect media causes degradation of the signal at the receiver and produces effects such as inter-symbol interference (ISI) or data-dependent jitter. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are as follows:

- Pre-emphasis on the transmitter
- A passive high-pass filter network placed at the receiver, often referred to as passive equalization
- The use of active circuits in the receiver, often referred to as adaptive equalization

# 2.20.5.3 Serial RapidIO Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*\_B

This section specifies serial RapidIO DC requirements for SD\_REF\_CLK1 and SD\_REF\_CLK1\_B. Only SerDes bank 1 may be used for various SerDes serial RapidIO configurations based on the RCW Configuration field SRDS\_PRTCL. Serial RapidIO is not supported on SerDes banks 2–3.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

# 2.20.5.4 DC Requirements for Serial RapidIO

This section explains the DC requirements for the serial RapidIO interface.

# 2.20.5.4.1 DC Serial RapidIO Timing Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section.

The differential return loss, S11, of the transmitter in each case is better than the following:

- $-10 \text{ dB for (Baud Frequency)} \div 10 < \text{Freq(f)} < 625 \text{ MHz}$
- $-10 \text{ dB} + 10 \log(f \div 625 \text{ MHz}) \text{ dB for } 625 \text{ MHz} \le \text{Freq}(f) \le \text{Baud Frequency}$

The reference impedance for the differential return loss measurements is  $100-\Omega$  resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging, and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.

- It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output, have a minimum value 60 ps in each case.
- It is recommended that the timing skew at the output of an LP-Serial transmitter between the two signals that comprise a differential pair not exceed 20 ps at 2.50 GBaud and 15 ps at 3.125 GBaud.

This table defines the transmitter DC specifications for serial RapidIO.

Table 74. sRIO Transmitter DC Timing Specifications—2.5 GBaud, 3.125 GBaud

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Unit	Note
Output Voltage,	V <sub>O</sub>	-0.40	_	2.30	V	1
Long-run differential output voltage	V <sub>DIFFPP</sub>	800	_	1600	mV p-p	_
Short-run differential output voltage	V <sub>DIFFPP</sub>	500	_	1000	mV p-p	_

#### Note:

# 2.20.5.4.2 DC Serial RapidIO Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance results in a differential return loss better than 10 dB and a common mode return loss better than 6 dB from 100 MHz to  $(0.8) \times (Baud Frequency)$ . This includes contributions from on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100- $\Omega$  resistive for differential return loss and 25- $\Omega$  resistive for common mode.

This table defines the receiver DC specifications for serial RapidIO.

Table 75. Serial RapidIO Receiver DC Timing Specifications—2.5 GBaud, 3.125 GBaud

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Тур	Max	Unit	Note
Differential input voltage	V <sub>IN</sub>	200	_	1600	mV p-p	1

#### Note:

# 2.20.5.5 AC Requirements for Serial RapidIO

This section explains the AC requirements for the serial RapidIO interface.

# 2.20.5.5.1 AC Requirements for Serial RapidIO Transmitter

This table defines the transmitter AC specifications for the serial RapidIO. The AC timing specifications do not include RefClk jitter.

Table 76. Serial RapidIO Transmitter AC Timing Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Deterministic jitter	$J_{D}$	_	_	0.17	UI p-p	_
Total jitter	J <sub>T</sub>	_	_	0.35	UI p-p	_
Unit Interval: 2.5 GBaud	UI	400 – 100ppm	400	400 + 100ppm	ps	_
Unit Interval: 3.125 GBaud	UI	320 – 100ppm	320	320 + 100ppm	ps	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

<sup>1.</sup> Voltage relative to COMMON of either signal comprising a differential pair.

<sup>1.</sup> Measured at receiver

This table defines the receiver AC specifications for serial RapidIO. The AC timing specifications do not include RefClk jitter.

Table 77. Serial RapidIO Receiver AC Timing Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Deterministic jitter tolerance	J <sub>D</sub>	0.37	_	_	UI p-p	1
Combined deterministic and random jitter tolerance	$J_{DR}$	0.55	_	_	UI p-p	1
Total jitter tolerance <sup>2</sup>	J <sub>T</sub>	0.65	_	_	UI p-p	1
Bit error rate	BER	_	_	10 <sup>-12</sup>	_	_
Unit Interval: 2.5 GBaud	UI	400 – 100ppm	400	400 + 100ppm	ps	_
Unit Interval: 3.125 GBaud	UI	320 – 100ppm	320	320 + 100ppm	ps	_

#### Notes:

- 1. Measured at receiver
- 2. Total jitter is composed of three components: deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 44. The sinusoidal jitter component is included to ensure margin for low-frequency jitter, wander, noise, crosstalk, and other variable system effects.

This figure shows the single-frequency sinusoidal jitter limits.




Figure 44. Single-Frequency Sinusoidal Jitter Limits

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# 2.20.6 XAUI

This section describes the DC and AC electrical specifications for the XAUI bus.

# 2.20.6.1 XAUI DC Electrical Characteristics

This section discusses the XAUI DC electrical characteristics for the clocking signals, transmitter, and receiver.

# 2.20.6.1.1 DC Requirements for XAUI SD\_REF\_CLKn and SD\_REF\_CLKn\_B

This section specifies XAUI DC level requirements for SD\_REF\_CLKn and SD\_REF\_CLKn\_B, where n = [2-3]. Only SerDes banks 2–3 may be used for various SerDes XAUI configurations based on the RCW Configuration field SRDS\_PRTCL. XAUI is not supported on SerDes bank 1.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.6.1.2 XAUI Transmitter DC Electrical Characteristics

This table defines the XAUI transmitter DC electrical characteristics.

#### **Table 78. XAUI Transmitter DC Electrical Characteristics**

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Output voltage	V <sub>O</sub>	-0.40	_	2.30	V	1
Differential output voltage	V <sub>DIFFPP</sub>	800	1000	1600	mV p-p	_

#### Note:

# 2.20.6.1.3 XAUI Receiver DC Electrical Characteristics

This table defines the XAUI receiver DC electrical characteristics.

#### Table 79. XAUI Receiver DC Timing Specifications

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential input voltage	V <sub>IN</sub>	200	900	1600	mV p-p	1

#### Note:

# 2.20.6.2 XAUI AC Timing Specifications

This section discusses the XAUI AC timing specifications for the clocking signals, transmitter, and receiver.

# 2.20.6.2.1 AC Requirements for XAUI SD\_REF\_CLKn and SD\_REF\_CLKn\_B

The following table specifies AC requirements for SD\_REF\_CLKn and SD\_REF\_CLKn\_B, where n = [2-3]. Only SerDes banks 2–3 may be used for various SerDes XAUI configurations based on the RCW Configuration field SRDS\_PRTCL. XAUI is not supported on SerDes bank 1.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

<sup>1.</sup> Absolute output voltage limit

<sup>1.</sup> Measured at receiver

# Table 80. XAUI AC SD\_REF\_CLK3 and SD\_REF\_CLK3\_B Input Clock Requirements

At recommended operating conditions with  $SV_{DD} = 1.0 \text{ V}$ .

Parameter	Symbol	Min	Тур	Max	Unit	Note
SD_REF_CLK/SD_REF_CLK_B frequency range	<sup>t</sup> CLK_REF	_	125 156.25	_	MHz	_
SD_REF_CLK/SD_REF_CLK_B clock frequency tolerance	t <sub>CLK_TOL</sub>	-100	_	100	ppm	_
SD_REF_CLK/SD_REF_CLK_B reference clock duty cycle (measured at 1.6 V)	<sup>†</sup> CLK_DUTY	40	50	60	%	_
SD_REF_CLK/SD_REF_CLK_B cycle to cycle jitter (period jitter at refClk input)	t <sub>CLK_CJ</sub>	_	_	100	ps	_
SD_REF_CLK/SD_REF_CLK_B total reference clock jitter (peak-to-peak phase jitter at refClk input)	t <sub>CLK_PJ</sub>	-50	_	50	ps	_
SD_REF_CLK/SD_REF_CLK_B rising/falling edge rate	<sup>t</sup> CLKRR/ <sup>t</sup> CLKFR	1	_	4	V/ns	1
Differential input high voltage	V <sub>IH</sub>	200	_		mV	2
Differential input low voltage	V <sub>IL</sub>	_	_	-200	mV	2
Rising edge rate (SD_REF_CLKn) to falling edge rate (SD_REF_CLKn) matching	Rise-Fall Matching	_	_	20	%	3, 4

#### Notes:

- 1. Measured from –200 mV to +200 mV on the differential waveform (derived from SD\_REF\_CLKn minus SD\_REF\_CLKn\_B). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 39.
- 2. Measurement taken from differential waveform
- 3. Measurement taken from single-ended waveform
- 4. Matching applies to rising edge for SD\_REF\_CLKn and falling edge rate for SD\_REF\_CLKn\_B. It is measured using a 200 mV window centered on the median cross point where SD\_REF\_CLKn rising meets SD\_REF\_CLKn\_B falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD\_REF\_CLKn must be compared to the fall edge rate of SD\_REF\_CLKn\_B, the maximum allowed difference must not exceed 20% of the slowest edge rate. See Figure 40.

# 2.20.6.2.2 XAUI Transmitter AC Timing Specifications

This table defines the XAUI transmitter AC timing specifications. RefClk jitter is not included.

### **Table 81. XAUI Transmitter AC Timing Specifications**

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Deterministic jitter	$J_{D}$	_	_	0.17	UI p-p	_
Total jitter	J <sub>T</sub>	_	_	0.35	UI p-p	_
Unit Interval: 3.125 GBaud	UI	320 – 100 ppm	320	320 + 100 ppm	ps	_

# 2.20.6.2.3 XAUI Receiver AC Timing Specifications

This table defines the receiver AC specifications for XAUI. RefClk jitter is not included.

### **Table 82. XAUI Receiver AC Timing Specifications**

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Deterministic jitter tolerance	$J_{D}$	0.37	_	_	UI p-p	1
Combined deterministic and random jitter tolerance	$J_{DR}$	0.55	_	_	UI p-p	1
Total jitter tolerance <sup>2</sup>	J <sub>T</sub>	0.65	_	_	UI p-p	1
Bit error rate	BER	_	_	10 <sup>-12</sup>	_	_
Unit Interval: 3.125 GBaud	UI	320 – 100 ppm	320	320 + 100 ppm	ps	_

#### Notes:

- 1. Measured at receiver
- Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 44. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.

# 2.20.7 Aurora

This section describes the Aurora clocking requirements and AC and DC electrical characteristics.

# 2.20.7.1 Aurora Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*\_B

This section specifies Aurora DC requirements for SD\_REF\_CLK1 and SD\_REF\_CLK1\_B. Only SerDes bank 1 may be used for SerDes Aurora configurations based on the RCW Configuration field SRDS\_PRTCL. Aurora is not supported on SerDes banks 2–3.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.7.2 Aurora DC Electrical Characteristics

This section describes the DC electrical characteristics for Aurora.

# 2.20.7.2.1 Aurora Transmitter DC Electrical Characteristics

This table defines the Aurora transmitter DC electrical characteristics.

**Table 83. Aurora Transmitter DC Electrical Characteristics** 

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential output voltage	$V_{DIFFPP}$	800	1000	1600	mV p-p	_

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# 2.20.7.2.2 Aurora Receiver DC Electrical Characteristics

This table defines the Aurora receiver DC electrical characteristics for Aurora.

### **Table 84. Aurora Receiver DC Electrical Characteristics**

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential input voltage	V <sub>IN</sub>	120	900	1200	mV p-p	1

#### Note:

# 2.20.7.3 Aurora AC Timing Specifications

This section describes the AC timing specifications for Aurora.

# 2.20.7.3.1 Aurora Transmitter AC Timing Specifications

This table defines the Aurora transmitter AC timing specifications. RefClk jitter is not included.

### **Table 85. Aurora Transmitter AC Timing Specifications**

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Typical Max Unit		Note	
Deterministic jitter	$J_{D}$	_	_	0.17	UI p-p	_
Total jitter	J <sub>T</sub>	_	_	0.35	UI p-p	_
Unit Interval: 2.5 GBaud	UI	400 – 100 ppm	400	400 + 100 ppm	ps	_
Unit Interval: 3.125 GBaud	UI	320 – 100 ppm	320	320 + 100 ppm	ps	_
Unit Interval: 5.0 GBaud	UI	200 – 100 ppm	200	200 + 100 ppm	ps	_

# 2.20.7.3.2 Aurora Receiver AC Timing Specifications

This table defines the Aurora receiver AC timing specifications. RefClk jitter is not included.

# **Table 86. Aurora Receiver AC Timing Specifications**

At recommended operating conditions with  $XV_{DD}$  = 1.5 V or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Deterministic jitter tolerance	$J_D$	0.37	_	_	UI p-p	1
Combined deterministic and random jitter tolerance	J <sub>DR</sub>	0.55	_	_	UI p-p	1
Total jitter tolerance <sup>2</sup>	$J_T$	0.65	_	_	UI p-p	1
Bit error rate	BER	_	_	10 <sup>-12</sup>	_	_

<sup>1.</sup> Measured at receiver.

### Table 86. Aurora Receiver AC Timing Specifications (continued)

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter	Symbol	Min	Typical	Max	Unit	Note
Unit Interval: 2.5 GBaud	UI	400 – 100 ppm	400	400 + 100 ppm	ps	_
Unit Interval: 3.125 GBaud	UI	320 – 100 ppm	320	320 + 100 ppm	ps	-
Unit Interval: 5.0 GBaud	UI	200 – 100 ppm	200	200 + 100 ppm	ps	-

### Note:

- 1. Measured at receiver
- 2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 44. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

# 2.20.8 SGMII Interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the chip, as shown in Figure 45, where  $C_{TX}$  is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features  $50-\Omega$  output impedance. Each input of the SerDes receiver differential pair features  $50-\Omega$  on-die termination to XGND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 41.

# 2.20.8.1 SGMII Clocking Requirements for SD\_REF\_CLKn and SD\_REF\_CLKn\_B

When operating in SGMII mode, the EC\_GTX\_CLK125 clock is not required for this port. Instead, a SerDes reference clock is required on SD\_REF\_CLKn and SD\_

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.8.2 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

# 2.20.8.2.1 SGMII Transmit DC Timing Specifications

This table describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD TXn and SD TXn B) as shown in Figure 46.

**Table 87. SGMII DC Transmitter Electrical Characteristics** 

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Unit	Note
Output high voltage	V <sub>OH</sub>	_	_	1.5 x IV <sub>OD</sub> I <sub>-max</sub>	mV	1
Output low voltage	V <sub>OL</sub>	IV <sub>OD</sub> I <sub>-min</sub> /2	_	_	mV	1

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# **Table 87. SGMII DC Transmitter Electrical Characteristics (continued)**

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Unit	Note
Output differential voltage <sup>2, 3, 4</sup> XV <sub>DD-Typ</sub> at 1.5 V and 1.8 V)	IV <sub>OD</sub> I	320	500.0	725.0	mV	B(1-3)TECR(lane)0[ AMP_RED] =0b000000
		293.8	459.0	665.6		B(1-3)TECR(lane)0[ AMP_RED] =0b000010
		266.9	417.0	604.7		B(1-3)TECR(lane)0[ AMP_RED] =0b000101
		240.6	376.0	545.2		B(1-3)TECR(lane)0[ AMP_RED] =0b001000
		213.1	333.0	482.9		B(1-3)TECR(lane)0[ AMP_RED] =0b001100
		186.9	292.0	423.4		B(1-3)TECR(lane)0[ AMP_RED] =0b001111
		160.0	250.0	362.5		B(1-3)TECR(lane)0[ AMP_RED] =0b010011
Output impedance (single-ended)	R <sub>O</sub>	40	50	60	Ω	_

### Notes:

- 1. This does not align to DC-coupled SGMII.
- IV<sub>OD</sub>I = IV<sub>SD\_TXn</sub>- V<sub>SD\_TXn\_B</sub>I. IV<sub>OD</sub>I is also referred to as output differential peak voltage. V<sub>TX-DIFFp-p</sub> = 2 × IV<sub>OD</sub>I.
   Example amplitude reduction setting for SGMII on SerDes bank 1 Iane E: B1TECRE0[AMP\_RED] = 0b000010 for an output differential voltage of 459 mV typical.
- 4. The IV<sub>OD</sub>I value shown in the Typ column is based on the condition of XVDD\_SRDSn-Typ = 1.5 V or 1.8 V, no common mode offset variation. SerDes transmitter is terminated with  $100-\Omega$  differential load between SD\_TXn and SD\_TXn\_B.

This figure shows an example of a 4-wire AC-coupled SGMII serial link connection.




Figure 45. 4-Wire AC-Coupled SGMII Serial Link Connection Example

This figure shows the SGMII transmitter DC measurement circuit.




Figure 46. SGMII Transmitter DC Measurement Circuit

### 2.20.8.2.2 SGMII DC Receiver Electrical Characteristics

This table lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

#### Table 88. SGMII DC Receiver Electrical Characteristics

At recommended operating conditions with XV<sub>DD</sub> = 1.5 V or 1.8 V

Parameter		Symbol	Min	Тур	Max	Unit	Note
DC Input voltage range		_		N/A	I	_	1
Input differential voltage	REIDL_CTL = 001xx	V <sub>RX_DIFFp-p</sub>	100	_	1200	mV	2, 4
	REIDL_CTL = 100xx		175	_			
Loss of signal threshold	REIDL_CTL = 001xx	V <sub>LOS</sub>	30	_	100	mV	3, 4
	REIDL_CTL = 100xx		65	_	175		
Receiver differential input in	npedance	Z <sub>RX_DIFF</sub>	80	_	120	Ω	_

#### Notes:

- 1. Input must be externally AC coupled.
- 2. V<sub>BX DIFFp-p</sub> is also referred to as peak-to-peak input differential voltage.
- 3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. See to Section 2.20.4.4, "PCI Express DC Physical Layer Receiver Specifications," and Section 2.20.4.5.2, "PCI Express AC Physical Layer Receiver Specifications," for further explanation.
- 4. The REIDL\_CTL shown in the table refers to the chip's SerDes control register B(1-3)GCR(lane)1[REIDL\_CTL] bit field.

# 2.20.8.3 SGMII AC Timing Specifications

This section discusses the AC timing specifications for the SGMII interface.

# 2.20.8.3.1 SGMII Transmit AC Timing Specifications

This table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

**Table 89. SGMII Transmit AC Timing Specifications** 

At recommended operating conditions with  $XV_{DD} = 1.5 \text{ V}$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Unit	Note
Deterministic jitter	JD	_	_	0.17	UI p-p	_
Total jitter	JT	_	_	0.35	UI p-p	2
Unit Interval	UI	799.92	800	800.08	ps	1
AC coupling capacitor	C <sub>TX</sub>	10	_	200	nF	3

#### Notes:

- 1. Each UI is  $800 \text{ ps} \pm 100 \text{ ppm}$ .
- 2. See Figure 48 for single frequency sinusoidal jitter limits.
- 3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

### 2.20.8.3.2 SGMII AC Measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD\_TXn and SD\_TXn\_B) or at the receiver inputs (SD\_RXn and SD\_RXn\_B) respectively, as depicted in the following figure.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4




Figure 47. SGMII AC Test/Measurement Load

# 2.20.8.3.3 SGMII Receiver AC Timing Specifications

This table provides the SGMII receiver AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

# Table 90. SGMII Receiver AC Timing Specifications

At recommended operating conditions with  $XV_{DD} = 1.5 V$  or 1.8 V

Parameter	Symbol	Min	Тур	Max	Unit	Note
Deterministic jitter tolerance	JD	0.37	_	_	UI p-p	1, 2
Combined deterministic and random jitter tolerance	JDR	0.55	_	_	UI p-p	1, 2
Total jitter tolerance	JT	0.65	_	_	UI p-p	1, 2
Bit error ratio	BER	_	_	10 <sup>-12</sup>	_	_
Unit Interval	UI	799.92	800.00	800.08	ps	3

#### Notes:

- 1. Measured at receiver
- 2. See the RapidIO 1×/4× LP Serial Physical Layer Specification for interpretation of jitter specifications.
- 3. Each UI is 800 ps  $\pm$  100 ppm.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of the following figure.




Figure 48. Single Frequency Sinusoidal Jitter Limits

# 3 Hardware Design Considerations

# 3.1 System Clocking

This section describes the PLL configuration of the chip.

This chip includes 9 PLLs, as follows:

- There are 4 selectable core cluster PLLs which generate a core clock from the externally supplied SYSCLK input. Core complex 0–3 can select from CC1 PLL, CC2 PLL or CC3 PLL. Core complex 4–7 can select from CC3 PLL, CC4 PLL or CC1 PLL. The frequency ratio between each of the 4 core cluster PLLs and SYSCLK is selected using the configuration bits as described in Section 3.1.3, "e500-mc Core Cluster to SYSCLK PLL Ratio." The frequency for each core complex 0–7 is selected using the configuration bits as described in Table 95 and Table 96.
- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 3.1.2, "Platform to SYSCLK PLL Ratio."
- The DDR block PLL generates the DDR clock from the externally supplied SYSCLK input (asynchronous mode) or from the platform clock (synchronous mode). The frequency ratio is selected using the Memory Controller Complex PLL multiplier/ratio configuration bits as described in Section 3.1.5, "DDR Controller PLL Ratios."
- Each of the three SerDes blocks has a PLL which generate a core clock from their respective externally supplied SD\_REF\_CLK*n*/SD\_REF\_CLK*n*\_B inputs. The frequency ratio is selected using the SerDes PLL ratio configuration bits as described in Section 3.1.6, "SerDes PLL Ratio."

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# 3.1.1 Clock Ranges

This table provides the clocking specifications for the processor core, platform, memory, and local bus.

**Table 91. P4080 Processor Clocking Specifications** 

		Maximu	m Process	or Core Fr	equency						
Characteristic	1200 MHz		1333 MHz		1500 MHz		Unit	Note			
	Min	Max	Min	Max	Min	Max					
e500-mc core PLL frequency	800	1200	800	1333	800	1500	MHz	1, 4			
e500-mc core frequency (core PLL/2)	400	600	400	667	400	750	MHz	4			
Platform clock frequency	600	600	600	667	600	800	MHz	1			
Memory bus clock frequency	333	600	333	667	333	667	MHz	1, 2, 5, 6, 7, 8			
Local bus clock frequency		75	_	83.3	_	100	MHz	3			
PME and FMn	300	450	300	542	300	600	MHz	9			

#### Notes:

- Caution: The platform clock to SYSCLK ratio and e500-mc core to SYSCLK ratio settings must be chosen such that the
  resulting SYSCLK frequency, e500-mc (core) frequency, and platform clock frequency do not exceed their respective
  maximum or minimum operating frequencies.
- 2. The memory bus clock speed is half the DDR2/DDR3 data rate. DDR2 memory bus clock frequency is limited to max = 400 MHz. DDR3 memory bus clock frequency is limited to min = 400 MHz.
- 3. The local bus clock speed on LCLK[0:1] is determined by the platform clock divided by the local bus ratio programmed in LCRR[CLKDIV]. For more information, see *P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual*.
- 4. The e500-mc core can run at e500-mc core complex PLL/1 or PLL/2. With a minimum core complex PLL frequency of 800 MHz, this results in a minimum allowable e500-mc core frequency of 400 MHz for PLL/2.
- In synchronous mode, the memory bus clock speed is half the platform clock frequency. In other words, the DDR data rate is the same as the platform frequency. If the desired DDR data rate is higher than the platform frequency, asynchronous mode must be used.
- 6. In asynchronous mode, the memory bus clock speed is dictated by its own PLL.
- 7. DDR data rate frequency must be  $\leq 2 \times$  platform frequency.
- 8. For Maximum Processor Core Frequency = 1500 MHz, due to clock ratio combinations, Memory bus clock frequency maximum = 650 MHz.
- 9. For the FMan: 300 MHz is the minimum to support 1 G. 450 MHz is the minimum to support 10 G. 500 MHz is the minimum to support 10 G with PCD. 600 MHz is the minimum to support 12 G (10 G + 2\*1 G) with PCD.

This table provides the clocking specifications for the P4081 processor core, platform, memory, and local bus.

Table 92. P4081 Processor Clocking Specifications

	Maximu	m Process	Unit			
Characteristic	1000 MHz			1200 MHz		Note
	Min	Max	Min	Max		
e500-mc core PLL frequency	800	1000	800	1200	MHz	1, 4
e500-mc core frequency (core PLL/2)	400	500	400	600	MHz	4
Platform clock frequency	533	600	600	600	MHz	1

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 92. P4081 Processor Clocking Specifications (continued)

	Maximui	Maximum Processor Core Frequency				
Characteristic	1000 MHz		1200	MHz	Unit	Note
	Min	Max	Min	Max		
Memory bus clock frequency	333	600	333	600	MHz	1, 2, 5, 6, 7, 8
Local bus clock frequency	_	75	_	75	MHz	3
PME and FMn	300	467	300	450	MHz	9

#### Notes:

- Caution: The platform clock to SYSCLK ratio and e500-mc core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, e500-mc (core) frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies.
- 2. The memory bus clock speed is half the DDR2/DDR3 data rate. DDR2 memory bus clock frequency is limited to max = 400 MHz. DDR3 memory bus clock frequency is limited to min = 400 MHz.
- 3. The local bus clock speed on LCLK[0:1] is determined by the platform clock divided by the local bus ratio programmed in LCRR[CLKDIV]. For more information, see *P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual*.
- 4. The e500-mc core can run at e500-mc core complex PLL/1 or PLL/2. With a minimum core complex PLL frequency of 800 MHz, this results in a minimum allowable e500-mc core frequency of 400 MHz for PLL/2.
- 5. In synchronous mode, the memory bus clock speed is half the platform clock frequency. In other words, the DDR data rate is the same as the platform frequency. If the desired DDR data rate is higher than the platform frequency, asynchronous mode must be used.
- 6. In asynchronous mode, the memory bus clock speed is dictated by its own PLL.
- 7. DDR data rate frequency must be  $\leq 2 \times$  platform frequency.
- 8. For Maximum Processor Core Frequency = 1500 MHz, due to clock ratio combinations, Memory bus clock frequency maximum = 650 MHz.
- For the FMan: 300 MHz is the minimum to support 1 G. 450 MHz is the minimum to support 10 G. 500 MHz is the minimum to support 10 G with PCD. 600 MHz is the minimum to support 12 G (10 G + 2\*1 G) with PCD.

# 3.1.2 Platform to SYSCLK PLL Ratio

The allowed platform clock to SYSCLK ratios are shown in Table 93.

Note that in synchronous DDR mode, the DDR data rate is the determining factor for selecting the platform bus frequency because the platform frequency must equal the DDR data rate.

### **Hardware Design Considerations**

In asynchronous DDR mode, the memory bus clock frequency is decoupled from the platform bus frequency. The platform frequency must be greater than or equal to  $\frac{1}{2}$  the DDR data rate.

For platform clock frequency targeting 667 MHz and above, set the RCW Configuration field SYS\_PLL\_CFG = 0b00. For 533–666-MHz frequencies, set SYS\_PLL\_CFG = 0b01.

Table 93. Platform to SYSCLK PLL Ratios

Binary Value of SYS_PLL_RAT	Platform:SYSCLK Ratio
0_0101	5:1
0_0110	6:1
0_0111	7:1
0_1000	8:1
0_1001	9:1
0_1010	10:1
0_1011	11:1
0_1100	12:1
All Others	Reserved

# 3.1.3 e500-mc Core Cluster to SYSCLK PLL Ratio

The clock ratio between SYSCLK and each of the 4 core cluster PLLs is determined by the binary value of the RCW Configuration field CCn\_PLL\_RAT. Table 94 describes the supported ratios. Note that for core cluster PLL frequency targeting 1 GHz and above must set RCW Configuration field CCn\_PLL\_CFG = b'00, for frequency targeting below 1 GHz set CCn\_PLL\_CFG = b'01.

This table lists the supported Core Cluster to SYSCLK ratios.

Table 94. e500-mc Core Cluster PLL to SYSCLK Ratios

Binary Value of CCn_PLL_RAT	Core Cluster:SYSCLK Ratio
0_1000	8:1
0_1001	9:1
0_1010	10:1
0_1011	11:1
0_1100	12:1
0_1110	14:1
0_1111	15:1
1_0000	16:1
All Others	Reserved

# 3.1.4 e500-mc Core Complex PLL Select

The clock frequency of each e500-mc core complex is determined by the binary value of the RCW Configuration field CCn\_PLL\_SEL. Table 95 and Table 96 describe the supported ratios for each core complex, where each individual core complex can select a frequency from their respective tables.

Note, for Table 95, if CC3 PLL is ever used by any core 0–3, its maximum allowed frequency is 80% of the maximum rated frequency of the core at nominal voltage.

Note, for Table 96, if CC1 PLL is ever used by any core 4–7, its maximum allowed frequency is 80% of the maximum rated frequency of the core at nominal voltage.

 Binary Value of Cn\_PLL\_SEL for n = 0-3
 e500-mc:Core Cluster Ratio

 0000
 CC1 PLL /1

 0001
 CC1 PLL /2

 0100
 CC2 PLL /1

 0101
 CC2 PLL /2

 1000
 CC3 PLL /2

Table 95. e500-mc Core Complex [0-3] PLL Select

Table 96. e500-mc Core Complex [4-7] PLL Select

Reserved

All Others

Binary Value of Cn_PLL_SEL for <i>n</i> = 4–7	e500-mc:Core Cluster Ratio
0000	CC1 PLL /1
1000	CC3 PLL /1
1001	CC3 PLL /2
1100	CC4 PLL /1
1101	CC4 PLL /2
All Others	Reserved

# 3.1.5 DDR Controller PLL Ratios

The dual DDR memory controller complexes can be synchronous with or asynchronous to the platform, depending on configuration. Both of the chip's DDR controllers operate at the same frequency configuration.

Table 97 describes the clock ratio between the DDR memory controller PLLs and the externally supplied SYSCLK input (asynchronous mode) or from the platform clock (synchronous mode).

In asynchronous DDR mode, the DDR data rate to SYSCLK ratios supported are listed in Table 97. In synchronous mode, the DDR data rate to platform clock ratios supported are listed in Table 98. This ratio is determined by the binary value of the RCW Configuration field MEM\_PLL\_RAT (bits 10–14).

#### **Hardware Design Considerations**

The RCW Configuration field MEM\_PLL\_CFG (bits 8–9) must be set to MEM\_PLL\_CFG = 0b01 if the applied DDR PLL reference clock frequency is greater than the cutoff frequency listed in Table 97 and Table 98 for asynchronous and synchronous DDR clock ratios respectively, else set MEM\_PLL\_CFG = 0b00.

#### NOTE

The RCW Configuration field DDR\_SYNC (bit 184) must be set to 0b0 for asynchronous mode and 0b1 for synchronous mode.

The RCW Configuration field DDR\_RATE (bit 232) must be set to 0b0 for asynchronous mode and 0b1 for synchronous mode.

The RCW Configuration field DDR RSV0 (bit 234) must be set to 0b0 for all ratios.

In asynchronous DDR mode, the DDR data rate to SYSCLK ratios supported are listed in this table.

Table 97. Asynchronous DDR Clock Ratio

Binary Value of MEM_PLL_RAT <sup>2</sup>	DDR Data Rate:SYSCLK Ratio	Set MEM_PLL_CFG = 01 for SYSCLK Freq <sup>1</sup> (Rev 2.0 Silicon)
0_0101	5:1	> 96.7 MHz
0_0110	6:1	≥ 83.3 MHz
0_1000	8:1	> 120.9 MHz
0_1001	9:1	> 107.4 MHz
0_1010	10:1	> 96.7 MHz
0_1100	12:1	≥ 83.3 MHz
0_1101	13:1	≥ 83.3 MHz
1_0000	16:1	≥ 83.3 MHz
All Others	Reserved	_

#### Notes:

- 1. Set RCW field MEM\_PLL\_CFG = 0b01 if the applied DDR PLL reference clock (SYSCLK) frequency is greater than given cutoff, else set to 0b00 for frequency that is less than or equal to cutoff.
- 2. DDR data rate frequency must be  $\leq 2\times$  platform frequency. Platform frequency must be  $\geq \frac{1}{2}$  DDR data rate.

In synchronous mode, the DDR data rate to platform clock ratios supported are listed in this table.

Table 98. Synchronous DDR Clock Ratio

Binary Value of MEM_PLL_RAT	DDR Data Rate:Platform CLK Ratio	Set MEM_PLL_CFG = 01 for Platform CLK Freq <sup>1</sup>	
0_0001	1:1	>600 MHz	
All Others	Reserved	_	

# Notes:

1. Set MEM\_PLL\_CFG=0b01 if the applied DDR PLL reference clock (Platform clock) frequency is greater than given cutoff, else set to 0b00 for frequency that is less than or equal to cutoff.

# 3.1.6 SerDes PLL Ratio

The clock ratio between each of the three SerDes PLLs and their respective externally supplied SD\_REF\_CLK*n*/SD\_REF\_CLK*n*\_B inputs is determined by the binary value of the RCW Configuration field SRDS\_RATIO*n*\_B as shown in Table 99. Furthermore, each SerDes lane grouping can be run at a SerDes PLL frequency divider determined by the binary value of the RCW Configuration field SRDS\_DIV*n*\_B as shown in Table 100 and Table 101.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

This table lists the supported SerDes PLL Bank *n* to SD\_REF\_CLK*n* ratios.

Table 99. SerDes PLL Bank n to SD\_REF\_CLKn Ratios

Binary Value of SRDS_RATIOn_B	SRDS_PLL_n:SD_REF_CLKn Ratio	NOTE
000	10:1	_
001	20:1	_
010	25:1	_
011	40:1	1
100	50:1	1
All Others	Reserved	Reserved

#### Notes:

This table lists the supported SerDes PLL dividers. Table 100 shows the PLL divider support for each pair of lanes on SerDes Bank 1. This table shows the PLL dividers supported for each 4 lane group for SerDes Banks 2 and 3.

Table 100. SerDes Bank 1 PLL Dividers

Binary Value of SRDS_DIV1_B[0:4]	SerDes Bank 1 PLL Divider	
0b0	Divide by 1 off Bank 1 PLL	
0b1	Divide by 2 off Bank 1 PLL	

#### Notes:

 One bit (of 5 total SRDS\_DIV1\_B bits) controls each pair of lanes. Where first bit controls config of lanes A/B (or 0/1) and last bit controls config of lanes I/J (or 8/9).

Table 101. SerDes Banks 2 and 3 PLL Dividers

Binary Value of SRDS_DIV <i>n</i> _B	SerDes Bank n PLL Divider	
0b0	Divide by 1 off Bank n PLL	
0b1	Divide by 2 off Bank n PLL	

#### Notes:

- 1. One bit controls all 4 lanes of each bank.
- 2. n = 2 or 3 (SerDes bank 2 or bank 3)

# 3.1.7 Frame Manager (FMn) Clock Select

The frame managers, FM1 and FM2, can each be synchronous with or asynchronous to the platform, depending on configuration.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

<sup>1.</sup> SerDes bank 1only.

#### **Hardware Design Considerations**

This table describes the clocking options that may be applied to each FM. The clock selection is determined by the binary value of the RCW Clocking Configuration fields FM1\_CLK\_SEL and FM2\_CLK\_SEL.

Table 102. Frame Manager (FMn) Clock Select

Binary Value of FMn_CLK_SEL	. FM <i>n</i> Frequency		
0b0	Platform Clock Frequency /2		
0b1	Core Cluster 3 Frequency /2 1		

#### Notes:

1. For asynchronous mode, max frequency see Table 91.

# 3.1.8 Pattern Matching Engine (PME) Clock Select

The PME can be synchronous with or asynchronous to the platform, depending on configuration.

This table describes the clocking options that may be applied to the PME. The clock selection is determined by the binary value of the RCW Clocking Configuration field PME\_CLK\_SEL.

**Table 103. Pattern Matching Engine Clock Select** 

Binary Value of PME_CLK_SEL	PME Frequency		
0b0	Platform Clock Frequency /2		
0b1	Core Cluster 3 Frequency /2 1		

#### Notes:

1. For asynchronous mode, max frequency see Table 91.

# 3.1.9 Frequency Options

This section discusses interface frequency options.

# 3.1.9.1 SYSCLK and Platform Frequency Options

This table shows the expected frequency options for SYCLK and platform frequencies.

Table 104. SYSCLK and Platform Frequency Options

Platform: SYSCLK Ratio	SYSCLK (MHz)			
	83.33	100.00	111.11	133.33
	Platform Frequency (MHz) <sup>1</sup>			
5:1				666
6:1		600	666	799
7:1		700	777	
8:1	666	800		
9:1	749			

Table 104. SYSCLK and Platform Frequency Options (continued)

10:1		
11:1		
12:1		

#### Notes:

 Platform frequency values are shown rounded down to the nearest whole number (decimal place accuracy removed)

# 3.1.9.2 Minimum Platform Frequency Requirements for High-Speed Interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below.

Note per Table 91, the minimum platform frequency supported on the chip always meets the minimum platform frequency requirements for high-speed interfaces given in the formulas below.

For proper PCI Express operation, the platform clock frequency must be greater than or equal to:

Figure 49. Gen 1 PEX Minimum Platform Frequency

Figure 50. Gen 2 PEX Minimum Platform Frequency

See the "Link Width" section of the *P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual* for PCI Express interface width details. Note that "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection.

For proper serial RapidIO operation, the platform clock frequency must be greater than or equal to:

$$\frac{2 \times (0.8512) \times (\text{serial RapidIO interface frequency}) \times (\text{serial RapidIO link width})}{64}$$

Figure 51. Serial RapidIO Minimum Platform Frequency

See the "1x/4x LP-Serial Signal Descriptions" section of the *P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual* for serial RapidIO interface width and frequency details.

# 3.2 Supply Power Setting

This chip is capable of supporting multiple power supply levels on its I/O supplies. The I/O voltage select inputs, shown in the following table, properly configure the receivers and drivers of the I/Os associated with the BVDD, CVDD, and LVDD power planes, respectively.

### **WARNING**

Incorrect voltage select settings can lead to irreversible device damage.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# **Hardware Design Considerations**

Table 105. I/O Voltage Selection

Signals	Value (Binary)	VDD Voltage Selection		
		BVDD	CVDD	LVDD
IO_VSEL[0:4]	0_0000	3.3 V	3.3 V	3.3 V
	0_0001	3.3 V	3.3 V	2.5 V
	0_0010	3.3 V	3.3 V	1.8 V
	0_0011	3.3 V	2.5 V	3.3 V
	0_0100	3.3 V	2.5 V	2.5 V
	0_0101	3.3 V	2.5 V	1.8 V
	0_0110	3.3 V	1.8 V	3.3 V
	0_0111	3.3 V	1.8 V	2.5 V
	0_1000	3.3 V	1.8 V	1.8 V
	0_1001	2.5 V	3.3 V	3.3 V
	0_1010	2.5 V	3.3 V	2.5 V
	0_1011	2.5 V	3.3 V	1.8 V
	0_1100	2.5 V	2.5 V	3.3 V
	0_1101	2.5 V	2.5 V	2.5 V
	0_1110	2.5 V	2.5 V	1.8 V
	0_1111	2.5 V	1.8 V	3.3 V
	1_0000	2.5 V	1.8 V	2.5 V
	1_0001	2.5 V	1.8 V	1.8 V
	1_0010	1.8 V	3.3 V	3.3 V
	1_0011	1.8 V	3.3 V	2.5 V
	1_0100	1.8 V	3.3 V	1.8 V
	1_0101	1.8 V	2.5 V	3.3 V
	1_0110	1.8 V	2.5 V	2.5 V
	1_0111	1.8 V	2.5 V	1.8 V
	1_1000	1.8 V	1.8 V	3.3 V
	1_1001	1.8 V	1.8 V	2.5 V
	1_1010	1.8 V	1.8 V	1.8 V
	1_1011	3.3 V	3.3 V	3.3 V
	1_1100	3.3 V	3.3 V	3.3 V
	1_1101	3.3 V	3.3 V	3.3 V
	1_1110	3.3 V	3.3 V	3.3 V
	1_1111	3.3 V	3.3 V	3.3 V

# 3.3 Power Supply Design

# 3.3.1 PLL Power Supply Filtering

Each of the PLLs described in Section 3.1, "System Clocking," is provided with power through independent power supply pins  $(AV_{DD\_PLAT}, AV_{DD\_CCn}, AV_{DD\_DDR}, AV_{DD\_SRDSn})$ .  $AV_{DD\_PLAT}, AV_{DD\_CCn}, AV_{DD\_DDR}$  voltages must be derived directly from the  $V_{DD\_PL}$  source through a low frequency filter scheme.  $AV_{DD\_SRDSn}$  voltages must be derived directly from the  $SV_{DD}$  source through a low frequency filter scheme.

The recommended solution for PLL filtering is to provide independent filter circuits per PLL power supply, as illustrated in Figure 52, one for each of the  $AV_{DD}$  pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLL's resonant frequency range from a 500-kHz to 10-MHz range.

Each circuit must be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It must be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the footprint, without the inductance of vias.

The following figure shows the PLL power supply filter circuit.

Where:

```
R = 5 \Omega ± 5%
C1 = 10 \muF ± 10%, 0603, X5R, with ESL ≤ 0.5 nH
C2 = 1.0 \muF ± 10%, 0402, X5R, with ESL ≤ 0.5 nH
```

### NOTE

A higher capacitance value for C2 may be used to improve the filter as long as the other C2 parameters do not change (0402 body, X5R, ESL  $\leq$  0.5 nH).

Voltage for AV<sub>DD</sub> is defined at the input of the PLL supply filter and not the pin of AV<sub>DD</sub>.




Figure 52. PLL Power Supply Filter Circuit

The  $AV_{DD\_SRDS}$  signals provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following the following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the  $AV_{DD\_SRDSn}$  balls to ensure it filters out as much noise as possible. The ground connection must be near the  $AV_{DD\_SRDSn}$  balls. The 0.003- $\mu$ F capacitor is closest to the balls, followed by two 2.2- $\mu$ F capacitors, and finally the 1- $\Omega$  resistor to the board supply plane. The capacitors are connected from  $AV_{DD\_SRDSn}$  to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces must be kept short, wide, and direct.




Figure 53. SerDes PLL Power Supply Filter Circuit

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

#### **Hardware Design Considerations**

Note the following:

- $AV_{DD SRDSn}$  must be a filtered version of  $SV_{DD}$ .
- Signals on the SerDes interface are fed from the XV<sub>DD</sub> and SV<sub>DD</sub> power plane.
- Voltage for AV<sub>DD SRDSn</sub> is defined at the PLL supply filter and not the pin of AV<sub>DD SRDSn</sub>.
- An 0805 sized capacitor is recommended for system initial bring-up.

# 3.3.2 XV<sub>DD</sub> Power Supply Filtering

 $XV_{DD}$  may be supplied by a linear regulator or sourced by a filtered  $GV_{DD}$ . Systems may design in both options to allow flexibility to address system noise dependencies.

An example solution for  $XV_{DD}$  filtering, where  $XV_{DD}$  is sourced from  $GV_{DD}$ , is illustrated in the following figure. The component values in this example filter are system dependent and are still under characterization, component values may need adjustment based on the system or environment noise.

#### Where:

C1 = 2.2  $\mu$ F ± 10%, X5R, with ESL ≤ 0.5 nH C2 = 2.2  $\mu$ F ± 10%, X5R, with ESL ≤ 0.5 nH F1 = 120  $\Omega$  at 100-MHz 2A 25% 0603 Ferrite F2 = 120  $\Omega$  at 100-MHz 2A 25% 0603 Ferrite




Figure 54. XV<sub>DD</sub> Power Supply Filter Circuit

# 3.4 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the chip's system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V<sub>DD</sub>, BV<sub>DD</sub>, OV<sub>DD</sub>, CV<sub>DD</sub>, GV<sub>DD</sub>, and LV<sub>DD</sub> pin of the device. These decoupling capacitors must receive their power from separate V<sub>DD</sub>, BV<sub>DD</sub>, OV<sub>DD</sub>, CV<sub>DD</sub>, GV<sub>DD</sub>, GV<sub>DD</sub>, LV<sub>DD</sub>, and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors must have a value of 0.01 or  $0.1 \mu F$ . Only ceramic SMT (surface mount technology) capacitors must be used to minimize lead inductance, preferably 0402 or 0603 sizes.

Additionally, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ , and  $OV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors must have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They must also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

# 3.5 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power ( $SV_{DD}$  and  $XV_{DD}$ ) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Only SMT capacitors must be used to minimize inductance. Connections from all capacitors to power and ground must be done with multiple vias to further reduce inductance.

- First, the board must have at least 10 × 10-nF SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors must be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors must be placed in a ring around the device as close to the supply and ground connections as possible.
- Second, there must be a 1-μF ceramic chip capacitor on each side of the device. This must be done for all SerDes supplies.
- Third, between the device and any SerDes voltage regulator there must be a 10-μF, low ESR SMT tantalum chip capacitor and a 100-μF, low ESR SMT tantalum chip capacitor. This must be done for all SerDes supplies.

# 3.6 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs must be tied to  $V_{DD}$ ,  $BV_{DD}$ ,  $CV_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ , and  $OV_{DD}$  as required. All unused active high inputs must be connected to GND. All NC (no-connect) signals must remain unconnected. Power and ground connections must be made to all external  $OV_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ , and  $OV_{DD}$ ,  $OV_{DD}$ 

The Ethernet controllers 1 and/or 2 input pins may be disabled by setting their respective RCW Configuration field EC1 (bits 360-361) to 0b11, and EC2 (bits 363-365) to 0b111 = No parallel mode Ethernet, no USB. When disabled, these inputs do not need to be externally pulled to an appropriate signal level.

EC\_GTX\_CLK125 is a 125-MHz input clock shared among all dTSEC ports. If the dTSEC ports are not used for RGMII, the EC\_GTX\_CLK125 input can be tied off to GND.

- If RCW field DMA1 = 0b1 (RCW bit 384), the DMA1 external interface is not enabled and the DMA1\_DDONE0\_B pin must be left as a no connect.
- If RCW field I2C3 = 0b11 (RCW bits 369–370) is selected, the SDHC\_WP and SDHC\_CD\_B input signals are enabled for external use. If SDHC\_WP and SDHC\_CD\_B are selected an not used, they must be externally pulled low such that SDHC\_WP = 0 = write enabled and SDHC\_CD\_B = 0 = card detected. If RCW field I2C3 != 0b11, thereby selecting either I2C3 or GPIO functionality, SDHC\_WP and SDHC\_CD\_B are internally driven such that SDHC\_WP = write enabled and SDHC\_CD\_B = card detected and the selected I2C3 or GPIO external pin functionality maybe used.

This chip may be run with cores 4–7 disabled by connecting  $\overline{TEST\_SEL}$  to GND. In this mode, it is recommended that the associated power plane,  $V_{DD\_CB}$ , be tied to the GND plane as well to save static power. Note that with  $\overline{TEST\_SEL} = 0$ , SVR = 8201~0010h for 4 core P4080/P4081 without security and SVR = 8209~0010h for 4 core P4080/P4081E with security.

The TMP\_DETECT\_B pin is an active low input to the Security Monitor (reference the Secure Boot and Trust Architecture chapter of the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual). When using Trust Architecture functionality, external logic must ramp TMP\_DETECT\_B with  $OV_{DD}$ . If not using Trust Architecture functionality, TMP\_DETECT\_B must be tied to  $OV_{DD}$  to prevent the input from going low.

# 3.6.1 Legacy JTAG Configuration Signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 56. Care must be taken to ensure that these pins are maintained at a valid negated state under normal operating conditions as most have asynchronous behavior and spurious assertion gives unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The TRST\_B signal is optional in the IEEE Std 1149.1 specification, but it is provided on all processors built on Power Architecture technology. The device requires TRST\_B to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert TRST\_B during the power-on reset flow. Simply tying TRST\_B to PORESET\_B is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

#### **Hardware Design Considerations**

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert PORESET\_B or TRST\_B in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 56 allows the COP port to independently assert PORESET\_B or TRST\_B, while ensuring that the target can drive PORESET B as well.

The COP interface has a standard header, shown in Figure 55, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 55 is common to all known emulators.

# 3.6.1.1 Termination of Unused Signals

If the JTAG interface and COP header are not used, Freescale recommends the following connections:

- TRST\_B must be tied to PORESET\_B through a 0 KΩ isolation resistor so that it is asserted when the system reset signal (PORESET\_B) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 56. If this is not possible, the isolation resistor allows future access to TRST\_B in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS or TDO.





Figure 55. Legacy COP Connector Physical Pinout

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4



#### Notes:

- 1. The COP port and target board must be able to independently assert PORESET\_B and TRST\_B to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5.This switch is included as a precaution for BSDL testing. The switch must be closed to position A during BSDL testing to avoid accidentally asserting the TRST\_B line. If BSDL testing is not being performed, this switch must be closed to position B.
- 6. Asserting HRESET\_B causes a hard reset on the device.

Figure 56. Legacy JTAG Interface Connection

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

# 3.6.2 Aurora Configuration Signals

Correct operation of the Aurora interface requires configuration of a group of system control pins as demonstrated in Figure 57 and Figure 58. Care must be taken to ensure that these pins are maintained at a valid negated state under normal operating conditions as most have asynchronous behavior and spurious assertion gives unpredictable results.

Freescale recommends that the Aurora 22 pin duplex connector be designed into the system as shown in Figure 59 or the 70 pin duplex connector be designed into the system as shown in Figure 60.

If the Aurora interface is not used, Freescale recommends the legacy COP header be designed into the system as described in Section 3.6.1.1, "Termination of Unused Signals."




Figure 57. Aurora 22 Pin Connector Duplex Pinout





Figure 58. Aurora 70 Pin Connector Duplex Pinout


P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4



- 1. The Aurora port and target board must be able to independently assert PORESET\_B and TRST\_B to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 1  $k\Omega$  resistor for short-circuit/current-limiting protection.
- 3. This switch is included as a precaution for BSDL testing. The switch must be closed to position A during BSDL testing to avoid accidentally asserting the TRST\_B line. If BSDL testing is not being performed, this switch must be closed to position B.
- 4. Asserting HRESET\_B causes a hard reset on the device. HRESET\_B is not used by the Aurora 22 pin connector.

Figure 59. Aurora 22 Pin Connector Duplex Interface Connection

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4



- 1. The Aurora port and target board must be able to independently assert PORESET\_B and TRST\_B to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 1  $k\Omega$  resistor for short-circuit/current-limiting protection.
- 3. This switch is included as a precaution for BSDL testing. The switch must be closed to position A during BSDL testing to avoid accidentally asserting the TRST\_B line. If BSDL testing is not being performed, this switch must be closed to position B.
- 4. Asserting HRESET\_B causes a hard reset on the device.

Figure 60. Aurora 70 Pin Connector Duplex Interface Connection

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

### 3.6.3 Guidelines for High-Speed Interface Termination

### 3.6.3.1 SerDes Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin must be terminated as described in this section.

The following pins must be left unconnected:

- SD TX[17:0]
- SD\_TX\_B[17:0]

The following pins must be connected to SGND:

- SD RX[17:0]
- SD RX B[17:0]
- SD REF CLK1, SD REF CLK2, SD REF CLK3
- SD\_REF\_CLK1\_B, SD\_REF\_CLK2\_B, SD\_REF\_CLK3\_B

The following pins must be left unconnected:

- SD\_IMP\_CAL\_RX
- SD IMP CAL TX

In the RCW configuration fields SRDS\_LPD1\_B, SRDS\_LPD2\_B, and SRDS\_LPD3\_B, all bits must be set to power down all the lanes in each bank.

The RCW configuration field SRDS\_EN may be cleared to power down the SerDes block for power saving. RCW[SRDS\_EN] = 0 power downs the PLLs of all three banks.

Additionally, software may configure SRDSBnRSTCTL[SDPD] = 1 for the unused banks to power down the SerDes bank PLLs for power savings.

Note that both SVDD and XVDD must remain powered.

### 3.6.3.2 SerDes Interface Partly Unused

If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins must be terminated as described in this section.

The following unused pins must be left unconnected:

- SD TX[n]
- $SD_TX_B[n]$

The following unused pins must be connected to SGND:

- SD RX[*n*]
- SD\_RX\_B[n]
- SD REF CLK1, SD REF CLK1 B (If entire SerDes bank 1 unused)
- SD\_REF\_CLK2, SD\_REF\_CLK2\_B (If entire SerDes bank 2 unused)
- SD REF CLK3, SD REF CLK3 B (If entire SerDes bank 2 and 3 are unused)

In the RCW configuration field SRDS\_LPDn\_B for each bank, the respective bit for each unused lane must be set to power down the lane.

If an entire SerDes bank is unused, software may configure SRDSBnRSTCTL[SDPD] = 1 for the unused bank to power down the SerDes bank PLL for power savings, however, SerDes bank 3 PLL may only be powered down if the entire SerDes bank 2 and 3 are unused.

### 3.7 Recommended Thermal Model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.

### 3.8 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The chip implements several features designed to assist with thermal management, including the temperature diode. The temperature diode allows an external device to monitor the die temperature in order to detect excessive temperature conditions and alert the system; see Section 3.8.3, "Temperature Diode," for more information.

The recommended attachment method to the heat sink is illustrated in the following figure. The heat sink must be attached to the printed-circuit board with the spring force centered over the die. This spring force must not exceed 10 pounds force (45 Newton).




Figure 61. Package Exploded Cross-Sectional View—FC-PBGA (with Lid) Package

The system board designer can choose between several types of heat sinks to place on the device. There are several commercially-available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.


### 3.8.1 Internal Package Conduction Resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-lid-top thermal resistance
- The die junction-to-board thermal resistance

#### **Hardware Design Considerations**

This figure depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



(Note the internal versus external package resistance)

Figure 62. Package with Heat Sink Mounted to a Printed-Circuit Board

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

#### 3.8.2 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increasing contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 61).

The system board designer can choose among several types of commercially-available thermal interface materials.

### 3.8.3 Temperature Diode

The chip has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461A<sup>TM</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment.

The following are the specifications of the chip's on-board temperature diode:

Operating range:  $10 - 230 \mu A$ 

Ideality factor over  $13.5 - 220 \mu A$ :  $n = 1.007 \pm 0.008$ 

# 4 Package Information

The following section describes the detailed content and mechanical description of the package.

### 4.1 Package Parameters for the P4080/P4081 FC-PBGA

The package parameters are as provided in the following list. The package type is  $37.5 \text{ mm} \times 37.5 \text{ mm}$ , 1295 flip-chip, plastic-ball grid array (FC-PBGA).

Package outline  $37.5 \text{ mm} \times 37.5 \text{ mm}$ 

Interconnects1295Ball Pitch1.0 mmBall Diameter (typical)0.60 mm

Solder Balls 96.5% Sn, 3% Ag, 0.5% Cu Module height (typical) 2.88 mm to 3.53 mm (maximum)

### 4.2 Mechanical Dimensions of the P4080/P4081 FC-PBGA

This figure shows the mechanical dimensions and bottom surface nomenclature of the chip




Figure 63. Mechanical Dimensions of the P4080/P4081 FC-PBGA with Full Lid

#### NOTES:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

- 3. All dimensions are symmetric across the package center lines unless dimensioned otherwise.
- 4. Maximum solder ball diameter measured parallel to datum A.
- 5. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 6. Parallelism measurement excludes any effect of mark on top surface of package.

# 5 Security Fuse Processor

The P4040 implements the QorIQ platform's Trust Architecture, supporting capabilities such as secure boot. Use of the Trust Architecture features is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the Trust Architecture and SFP can be found in the *P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual*.

In order to program SFP fuses, the user is required to supply 1.5 V to the  $POV_{DD}$  pin per Section 2.2, "Power Sequencing."  $POV_{DD}$  must only be powered for the duration of the fuse programming cycle, with a per device limit of two fuse programming cycles. All other times  $POV_{DD}$  must be connected to GND. The sequencing requirements for raising and lowering  $POV_{DD}$  are shown in Figure 8. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3.

Users not implementing the QorIQ platform's Trust Architecture features are not required to program fuses and must connect  $POV_{DD}$  to GND.

# 6 Ordering Information

Contact your local Freescale sales office or regional marketing team for order information.

### 6.1 Part Numbering Nomenclature

This table provides the Freescale QorIQ platform part numbering nomenclature.

#### **Table 106. Part Numbering Nomenclature**

p	n	nn	n	X	t	е	n	С	d	а	r
Generation	Platform	Number of Cores	Derivative	Qual Status	Temperature Range	Encryption	Package Type	CPU Speed	DDR Speed	V <sub>DD</sub>	Die Revision
P = 45 nm	1–5	01 = 1 core 02 = 2 core 04 = 4 core 08 = 8 core	0–9	P = Prototype N = Qualified	S = Std temp (0 to 105 C) X = Ext temp (-40 to 105 C)	E = SEC present N = SEC not present	1 = FC-PBGA Lead free 7=FC-PBGA C4/C5 Lead free	K= 1000 MHz M = 1200 MHz N = 1333 MHz P = 1500 MHz	K= 1000 MHz M = 1200 MHz N = 1300 or 1333 MHz Z =Not specified	blank=1.0 V± 50 mV A=1.0V -30/+50 mV	A = Rev 1.0 B = Rev 2.0 C = Rev 3.0

**Ordering Information** 

# 6.2 Orderable Part Numbers Addressed by This Document

This table provides the Freescale orderable part numbers addressed by this document for the chip.

Table 107. Orderable Part Numbers Addressed by This Document for P4080 Rev 2.0

Part Number	p	n	nn	n	X	t	е	n	С	d	r	
P4080NSE1MMB	Р	4	08 = 8 core	0	N = Qualified	S = Std temp	E = SEC present	1	M = 1200 MHz	М	В	
P4080NSE1NNB							E = SEC present		N = 1333 MHz	N		
P4080NSE1PNB							E = SEC present		P = 1500 MHz	N		
P4080NSN1MMB							N = SEC not present		M = 1200 MHz	М		
P4080NSN1NNB							N = SEC not present		N = 1333 MHz	N		
P4080NSN1PNB							N = SEC not present		P = 1500 MHz	N		
P4080NXE1MMB						X = Ext temp	E = SEC present		M = 1200 MHz	М		
P4080NXN1MMB							N = SEC not present					

Table 108. Orderable Part Numbers Addressed by This Document for P4080 Rev 3.0

Part Number	p	n	nn	n	x	t	е	n	С	d	а	r
P4080NSE7MMC	Р	4	08 = 8 core	0	N	S	E = SEC present	7	M = 1200 MHz	М		С
P4080NSN7MMC						S	N = SEC not present		M = 1200 MHz	М		
P4080NXE7MMC						Х	E = SEC present		M = 1200 MHz	М		
P4080NXN7MMC						Х	N = SEC not present		M = 1200 MHz	М		
P4080NSE7PNC						S	E = SEC present		P = 1500 MHz	N		
P4080NSN7PNC						S	N = SEC not present		P = 1500 MHz	N		
P4080NSE7PNAC						S	E = SEC present		P = 1500 MHz	N	Α	
P4080NSN7PNAC						S	N = SEC not present		P = 1500 MHz	N	Α	
P4080NXE7PNAC						Х	E = SEC present		P = 1500 MHz	N	Α	

### Table 109. Orderable Part Numbers Addressed by This Document for P4081

Part Number	p	n	nn	n	x	t	е	n	С	d	r
P4081NSE7MMC	Р	4	08 = 8 core	1	N = Qualified	S = Std temp	E = SEC present	7	M = 1200 MHz	М	С
P4081NSN7MMC							N = SEC not present		M = 1200 MHz	М	
P4081NSE7KKC							E = SEC present		K = 1000 MHz	К	
P4081NSN7KKC							N = SEC not present		K = 1000 MHz	К	

### 6.2.1 Part Marking

Parts are marked as in the example shown in this figure.

P4080xtencdr
ATWLYYWWZ
WLSQXXXXXX
MMMMMM CCCCC
YWWLAZ
FC-PBGA

Notes:

P4080xtencdr is the orderable part number. See Table 107 for details.

ATWLYYWWZ is the test traceability code.

WLSQXXXXXX is the lot label.

MMMMMM is the mask number.

CCCCC is the country code.

YWWLAZ is the assembly traceability code.

Figure 64. Part Marking for FC-PBGA Device

# 7 Revision History

This table provides a revision history for this document.

**Table 110. Document Revision History** 

Rev. Number	Date	Substantive Change(s)
4	04/2013	<ul> <li>Added P4081</li> <li>Added power dissipation values for P4081 to Table 6, "P4080/P4081 Power Dissipation"</li> <li>Removed information pertaining to Rev 1.0 silicon from Table 91 "P4080 Processor Clocking Specifications".</li> <li>Added Table 92 "P4081 Processor Clocking Specifications" In Table 106 Added new column and values for Vdd. Added values to columns Package Type, CPU Speed, DDR Speed and Die Revision.</li> <li>Included new tables in Section 6.2, "Orderable Part Numbers Addressed by This Document"</li> </ul>

### **Table 110. Document Revision History (continued)**

Rev. Number	Date	Substantive Change(s)
3	06/2012	<ul> <li>In Table 31, eSPI AC Timing Specifications1," updated note 3 from "The greater of the two output timings for t<sub>NIKHOX</sub> and t<sub>NIKHOX</sub> are used when SPCOM[RxDelay] of the eSPI command register is set. For example, the t<sub>NIKHOX</sub> is 4.0 and t<sub>NIKHOY</sub> is 7.0 if SPCOM[RxDelay] is set to be 1" to "See the P4080RM for details about the register SPMODE."</li> <li>Throughout document, updated kOhm to KΩ.</li> <li>In Table 35, "RGMII AC Timing Specifications (LVDD = 2.5 V)," added note 7 as follows: "The frequency of RX_CLK (input) should not exceed the frequency of GTX_CLK (output) by more than 300 ppm."</li> <li>In Table 35, "RGMII AC Timing Specifications (LVDD = 2.5 V)," added note 7 to the notes column for the "Data to clock output skew (at transmitter)" row.</li> <li>In Table 43, "dTSEC IEEE 1588 AC Timing Specifications," added note 4 as follows: "For 1588, there are three input clock sources: TSEC_1588_CLK_IN, RTC and FMan/4. When using TSEC_1588_CLK_IN, the minimum clock period is 2 × t<sub>T1588CLK</sub>."</li> <li>In Table 43, "dTSEC IEEE 1588 AC Timing Specifications," added note 4 to the notes column for the "TSEC_1588_CLK_OUT clock period" row and updated the "TSEC_1588_PULSE_OUT" row to "TSEC_1588_PULSE_OUT, TSEC_1588_ALARM_OUT."</li> <li>In Figure 18, "dTSEC IEEE 1588 Output AC Timing," updated TSEC_1588_TRIG_OUT to TSEC_1588_ALARM_OUT.</li> <li>In Figure 24, "GPCM Output Timing Diagram," updated t<sub>LBKHOX</sub> to t<sub>LBKLOX</sub> and t<sub>LBKHOY</sub> to t<sub>LBKLOY</sub>.</li> <li>In Table 54, "eSDHC AC Timing Specifications," updated note 3 from "To satisfy setup timing, the delay difference between clock input and cmd/data input must not exceed 2 ns" to "To satisfy setup timing, the delay difference between clock input and cmd/data input must not exceed 2 ns" to "To satisfy setup timing, the delay difference between clock input and cmd/data input must not exceed 2 ns" to "To satisfy setup timing, the delay difference between clock input and cmd/data input must not exceed 2 ns" to "To satisfy setup timing, the delay difference b</li></ul>

#### **Revision History**

**Table 110. Document Revision History (continued)** 

Rev. Number	Date	Substantive Change(s)
2	02/2012	<ul> <li>In Table 1, "Pins List by Bus," changed the power supply to SVDD for all SerDes receiver pins.</li> <li>In Table 1, "Pins List by Bus," added note 3 for the following pins: LA[16:22], LA[25], USB1_D[7:4], USB2_D[7:4], ECI_TXD[3:0], ECZ_TXD[3:0], ECZ_TXD[3:0]</li></ul>

P4080/P4081 QorlQ Integrated Processor Hardware Specifications, Rev. 4

### **Table 110. Document Revision History (continued)**

Rev. Number	Date	Substantive Change(s)
1	07/2011	<ul> <li>In Table 1, "Pins List by Bus," added note "For systems which boot from Local Bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull up on LGPL4 is required."</li> <li>Added note reference 3 to LA[16:22] pins.</li> <li>Updated note 16 to "For DDR2, Dn_MDIC[0] is grounded through an 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor and Dn_MDIC[1] is connected to GVDD through an 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR2 IOs. For DDR3, Dn_MDIC[0] is grounded through an 20-Ω (full-strength mode) or 40.2-Ω precision 1% resistor and Dn_MDIC[1] is connected to GVDD through an 20-Ω (full-strength mode) or 40.2-Ω precision 1% resistor. These pins are used for automatic calibration of the DDR3 IOs."</li> <li>In Table 91, P4080 Processor Clocking Specifications," added note "For Maximum Processor Core Frequency = 1500 MHz, due to clock ratio combinations, Memory bus clock frequency maximum = 650 MHz."</li> </ul>
0	02/2011	Initial release

#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorlQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc. Reg., U.S. Pat. & Tm. Off. CoreNet, QorlQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2011-2013 Freescale Semiconductor, Inc.

Document Number: P4080EC

Rev. 4 04/2013



