

## <span id="page-0-0"></span>**FEATURES**

**−3 dB bandwidth of 3.3 GHz (A<sub>V</sub> = 6 dB) Pin-strappable gain adjust: 6 dB, 12 dB, 15.5 dB Differential or single-ended input to differential output** Low noise input stage: 2.1 nV/ $\sqrt{Hz}$  RTI at  $A_v = 12$  dB Low broadband distortion  $(A_V = 6$  dB) **10 MHz: −91 dBc HD2, −98 dBc HD3 70 MHz: −102 dBc HD2, −90 dBc HD3 140 MHz: −104 dBc HD2, −87 dBc HD3 250 MHz: −80 dBc HD2, −94 dBc HD3 IMD3s of −94 dBc at 250 MHz center Slew rate: 9.8 V/ns Fast settling of 2 ns and overdrive recovery of 3 ns Single-supply operation: 3 V to 3.6 V Power-down control Fabricated using the high speed XFCB3 SiGe process**

### <span id="page-0-1"></span>**APPLICATIONS**

**Differential ADC drivers Single-ended to differential conversion RF/IF gain blocks SAW filter interfacing**

### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) is a high performance differential amplifier optimized for RF and IF applications. The amplifier offers low noise of 2.1 nV/√Hz and excellent distortion performance over a wide frequency range, making it an ideal driver for high speed 8-bit to 16-bit ADCs.

The [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) provides three gain levels of 6 dB, 12 dB, and 15.5 dB through a pin-strappable configuration. For the singleended input configuration, the gains are reduced to 5.6 dB, 11.1 dB, and 14.1 dB. Using an external series input resistor expands the amplifier gain flexibility and allows for any gain selection from 0 dB to 15.5 dB.

The quiescent current of th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) is typically 80 mA and, when disabled, consumes less than 3 mA, offering excellent input-to-output isolation.

# 3.3 GHz Ultralow Distortion RF/IF Differential Amplifier

# Data Sheet **[ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf)**

## **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

The device is optimized for wideband, low distortion performance. These attributes, together with its adjustable gain capability, make this device the amplifier of choice for generalpurpose IF and broadband applications where low distortion, noise, and power are critical. This device is optimized for the best combination of slew speed, bandwidth, and broadband distortion. These attributes allow it to drive a wide variety of analog-to-digital converters (ADCs) and make it ideally suited for driving mixers, pin diode attenuators, SAW filters, and multi-element discrete devices.

Fabricated on an Analog Devices, Inc., high speed SiGe process, the [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) is supplied in a compact 3 mm  $\times$  3 mm, 16-lead LFCSP package and operates over the temperature range of  $-40$ °C to + 85°C.

### **Rev. F [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL5562.pdf&product=ADL5562&rev=F)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009–2017 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

## TABLE OF CONTENTS



## <span id="page-1-0"></span>**REVISION HISTORY**



## **1/2014—Rev. D to Rev. E**



## **4/2013—Rev. C to Rev. D**



## **7/2011—Rev. B to Rev. C**





## **3/2010—Rev. A to Rev. B**



## **9/2009—Rev. 0 to Rev. A**



**5/2009—Revision 0: Initial Version**

## <span id="page-2-0"></span>**SPECIFICATIONS**

VCC = 3.3 V, VCOM = 1.65 V, R<sub>L</sub> = 200 Ω differential, A<sub>V</sub> = 6 dB, C<sub>L</sub> = 1 pF differential, f = 140 MHz, T<sub>A</sub> = 25°C.

## **Table 1.**





<span id="page-4-0"></span>

<sup>1</sup> See th[e Applications](#page-13-0) Information section for a discussion of single-ended input, dc-coupled operation.

## <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 2.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## <span id="page-5-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features minust accession. Animally protection circuitry, damage<br>may occur on devices subjected to high energy ESD.<br>Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



## **Table 3. Pin Function Descriptions**



## <span id="page-7-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

VCC = 3.3 V, VCOM = 1.65 V, R<sub>L</sub> = 200  $\Omega$  differential, A<sub>V</sub> = 6 dB, C<sub>L</sub> = 1 pF differential, f = 140 MHz, T = 25°C.







Figure 4. Gain vs. Frequency Response for 1 kΩ Differential Load,  $A_V = 6$  dB,  $A_V = 12$  dB, and  $A_V = 15.5$  dB over Temperature



Figure 5. Noise Figure vs. Frequency at  $A_V = 6$  dB,  $A_V = 12$  dB, and  $A_V = 15.5$  dB



Figure 6. Output P1dB (OP1dB) vs. Frequency at  $Av = 6$  dB,  $Av = 12$  dB, and  $A_V$  = 15.5 dB over Temperature, 200  $\Omega$  Differential Load



Figure 7. Output P1dB (OP1dB) vs. Frequency at  $A_V = 6$  dB,  $A_V = 12$  dB, and A<sup>V</sup> = 15.5 dB over Temperature, 1 kΩ Differential Load



Figure 8. Noise Spectral Density vs. Frequency at  $A_V = 6$  dB,  $A_V = 12$  dB, and  $A_V = 15.5$  dB



Figure 9. Output Third-Order Intercept at Three Gains, Output Level at 2 V p-p Composite,  $R_L = 200 \Omega$ 



Figure 10. Output Third-Order Intercept vs. Frequency, Over Temperature, Output Level at 2 V p-p Composite,  $R_L = 200 \Omega$ 



<span id="page-8-0"></span>Figure 11. OIP3 vs. Frequency (Single-Ended Input)



Figure 12. Two-Tone Output IMD vs. Frequency, Output Level at 2 V p-p Composite,  $R_L$  = 200 Ω and  $R_L$  = 1 kΩ



Figure 13. Output Third-Order Intercept (OIP3) vs. Power (Ρουτ), Frequency 140 MHz,  $A_V = 15.5$  dB



<span id="page-8-1"></span>Figure 14. IMD vs. Frequency (Single-Ended Input)



Figure 15. Harmonic Distortion (HD2/HD3) vs. Frequency at  $A_V = 6$  dB,  $A_V$  = 12 dB, and  $A_V$  = 15.5 dB, Output Level at 2 V p-p,  $R_L$  = 200  $\Omega$ 







Figure 17. Harmonic Distortion (HD2/HD3) vs. Frequency, Over Temperature, Output Level at 2 V p-p,  $R_L = 1$  k $\Omega$ 



Figure 18. Harmonic Distortion (HD2/HD3) vs. Frequency at  $A_v = 6$  dB,  $A_v = 12$  dB, and  $A_v = 15.5$  dB, Output Level at 2 V p-p,  $R_L = 1$  k $\Omega$ 







<span id="page-9-0"></span>Figure 20. Harmonic Distortion (HD2/HD3) vs. Frequency (Single-Ended Input)



Figure 21. Harmonic Distortion (HD2/HD3) vs. RLOAD



Figure 22. ENBL Time Domain Response



Figure 23. Large Signal Pulse Response,  $A_V = 15.5$  dB











Figure 26. Common-Mode Rejection Ratio (CMRR) vs. Frequency









Figure 29. Output Impedance vs. Frequency



Figure 30. Input Resistance and Capacitance vs. Frequency



Figure 31. Output Resistance and Inductance vs. Frequency

## <span id="page-12-0"></span>CIRCUIT DESCRIPTION **BASIC STRUCTURE**

<span id="page-12-1"></span>The [ADL5562 i](http://www.analog.com/ADL5562?doc=ADL5562.pdf)s a low noise, fully differential amplifier/ADC driver that uses a 3.3 V supply. It provides three gain options (6 dB, 12 dB, and 15.5 dB) without the need for external resistors and has wide bandwidths of 2.6 GHz for 6 dB, 2.3 GHz for 12 dB, and 2.1 GHz for 15.5 dB. Differential input impedance is 400  $\Omega$ for 6 dB, 200 Ω for 12 dB, and 133 Ω for 15.5 dB. It has a differential output impedance of 10  $\Omega$  and a common-mode adjust voltage of 1.25 V to 1.85 V.



Figure 32. Basic Structure

The [ADL5562 i](http://www.analog.com/ADL5562?doc=ADL5562.pdf)s composed of a fully differential amplifier with on-chip feedback and feed-forward resistors. The two feed-forward resistors on each input set this pin-strappable amplifier in three different gain configurations of 6 dB, 12 dB, and 15.5 dB. The amplifier is designed to provide high differential open-loop gain and an output common-mode circuit that enables the user to change the common-mode voltage from a VCOM pin. The amplifier is designed to provide superior low distortion at frequencies up to and beyond 300 MHz with low noise and low power consumption. The low distortion and noise are realized with a 3.3 V power supply at 80 mA.

The [ADL5562 i](http://www.analog.com/ADL5562?doc=ADL5562.pdf)s very flexible in terms of I/O coupling. It can be ac-coupled or dc-coupled at the inputs and/or the outputs within the specified input and output common-mode levels. The input of the device can be configured as single-ended or differential with similar distortion performance. Due to the internal connections between the inputs and outputs, keep the output common-mode voltage between 1.25 V and 1.85 V for the best distortion. For a dc-coupled input, the input common mode must be between 1 V and 2.3 V for the best distortion. The device has been characterized using 2 V p-p into 200  $\Omega$ . If the inputs are ac-coupled, the input and output common-mode voltages are set by VCC/2 when no external circuitry is used. The [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) provides an output common-mode voltage set by VCOM, which allows driving an ADC directly without external components, such as a transformer or ac coupling capacitors, provided the VCOM of the amplifier is within the VCOM of the ADC. For dc-coupled requirements, the input VCM must be set by the VCOM pin in all three gain settings.

## <span id="page-13-0"></span>APPLICATIONS INFORMATION **BASIC CONNECTIONS**

<span id="page-13-1"></span>[Figure 33 s](#page-13-2)hows the basic connections for operating th[e ADL5562.](http://www.analog.com/ADL5562?doc=ADL5562.pdf)  VCC must be 3.3 V with each supply pin decoupled with at least one low inductance surface-mount ceramic capacitor of 0.1 µF placed as close as possible to the device. The VCOM pin (Pin 9) must also be decoupled using a 0.1 µF capacitor.

The gain of the part is determined by the pin-strappable input configuration. When Input A is applied to VIP1 and Input B is applied to VIN1, the gain is 6 dB (minimum gain, see Equation 1 and Equation 2). When Input A is applied to VIP2 and Input B is applied to VIN2, the gain is 12 dB (middle gain). When Input A is applied to VIP1 and VIP2 and Input B is applied to VIN1 and VIN2, the gain is 15.5 dB (maximum gain).

Pin 1 to Pin 4, Pin 10, and Pin 11 are biased at 1/2 VCC above ground and can be dc-coupled (if within the specified input or output common-mode voltage levels) or ac-coupled as shown in [Figure 33.](#page-13-2) 

To enable the [ADL5562,](http://www.analog.com/ADL5562?doc=ADL5562.pdf) the ENBL pin must be pulled high. Pulling the ENBL pin low puts the [ADL5562 i](http://www.analog.com/ADL5562?doc=ADL5562.pdf)n sleep mode, reducing the current consumption to 3 mA at ambient.

<span id="page-13-2"></span>

Figure 33. Basic Connections

08003-045

## <span id="page-14-0"></span>**INPUT AND OUTPUT INTERFACING**

The [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) can be configured as a differential-input to differential-output driver, as shown i[n Figure 34.](#page-14-1) The differential broadband input is provided by the ETC1-1-13 balun transformer, and the two 34.8  $\Omega$  resistors provide a 50  $\Omega$  input match for the three input impedances that change with the variable gain strapping. The input and output 0.1 μF capacitors isolate the VCC/2 bias from the source and balanced load. The load must equal 200  $\Omega$ to provide the expected ac performance (see th[e Specifications](#page-2-0)  section and th[e Typical Performance Characteristics s](#page-7-0)ection).



**NOTES**

08003-043 **1. FOR 6dB GAIN (AV = 2), CONNECT INPUT A TO VIP1 AND INPUT B TO VIN1. 2. FOR 12dB GAIN (AV = 4), CONNECT INPUT A TO VIP2 AND INPUT B TO VIN2. 3. FOR 15.5dB GAIN (AV = 6), CONNECT INPUT A TO BOTH VIP1 AND VIP2 AND INPUT B TO BOTH VIN1 AND VIN2.**

<span id="page-14-1"></span>Figure 34. Differential-Input to Differential-Output Configuration





The differential gain of th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) is dependent on the source impedance and load, as shown i[n Figure 35.](#page-14-2) 



Figure 35. Differential Input Loading Circuit

<span id="page-14-2"></span>The differential gain can be determined using the following formula. The values of  $R_{IN}$  for each gain configuration are shown in [Table 5.](#page-14-3)

$$
A_V = \frac{400}{R_{IN}} \times \frac{R_L}{10 + R_L} \tag{1}
$$

### <span id="page-14-3"></span>**Table 5. Values of RIN for Differential Gain**



### **Single-Ended Input to Differential Output**

The [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) can also be configured in a single-ended input to differential output driver, as shown i[n Figure 36.](#page-14-4) In this configuration, the gain of the part is reduced due to the application of the signal to only one side of the amplifier. The strappable gain values are listed in [Table 6](#page-14-5) with the required terminations to match to a 50  $\Omega$  source using R1 and R2. Note that R1 must equal the parallel value of the source and R2. The input and output 0.1 μF capacitors isolate the VCC/2 bias from the source and the balanced load. The performance for this configuration is shown in [Figure 11,](#page-8-0) [Figure 14,](#page-8-1) an[d Figure 20.](#page-9-0)



**1. FOR 5.6dB GAIN (AV = 1.9), CONNECT INPUT A TO VIP1 AND INPUT B TO VIN1. 2. FOR 11.1dB GAIN (AV = 3.6), CONNECT INPUT A TO VIP2 AND INPUT B TO VIN2.**

**3. FOR 14.1dB GAIN (AV = 5.1), CONNECT INPUT A TO BOTH VIP1 AND VIP2 AND INPUT B TO BOTH VIN1 AND VIN2.**

<span id="page-14-4"></span>Figure 36. Single-Ended Input to Differential Output Configuration

<span id="page-14-5"></span>



The single-ended gain configuration of th[e ADL5562 i](http://www.analog.com/ADL5562?doc=ADL5562.pdf)s dependent on the source impedance and load, as shown in [Figure 37.](#page-14-6) 

<span id="page-14-6"></span>

The single-ended gain can be determined using the following formula. The values of  $R_{IN}$  and  $R_X$  for each gain configuration are shown i[n Table 7.](#page-15-2) 

$$
A_{V1} = \frac{400}{R_{IN} + \left(\frac{R_S \times R2}{R_S + R2}\right)} \times \frac{R2}{R_S + R2} \times \frac{R_X + R_S}{R_X} \times \frac{R_L}{10 + R_L}
$$
 (2)

<span id="page-15-2"></span>**Table 7. Values of RIN and R<sup>X</sup> for Single-Ended Gain**

Gain (dB)	$R_{IN}(\Omega)$	$R_X(\Omega)$
5.6	200	$R2$    307 <sup>1</sup>
11.1	100	R2    179 <sup>1</sup> R2    132 <sup>1</sup>
14.1	66.7	

<sup>1</sup> These values based on a 50 Ω input match.

### <span id="page-15-0"></span>**GAIN ADJUSTMENT AND INTERFACING**

The effective gain of th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) can be reduced using a number of techniques. A matched attenuator network can reduce the effective gain; however, this requires the addition of a separate component that can be prohibitive in size and cost. Instead, a simple voltage divider can be implemented using the combination of additional series resistors at the amplifier input and the input impedance of th[e ADL5562,](http://www.analog.com/ADL5562?doc=ADL5562.pdf) as shown i[n Figure 38.](#page-15-3) A shunt resistor is used to match to the impedance of the previous stage.



Figure 38. Gain Adjustment Using a Series Resistor

<span id="page-15-3"></span>[Figure 38](#page-15-3) shows a typical implementation of the divider concept that effectively reduces the gain by adding attenuation at the input. For frequencies less than 100 MHz, the input impedance of the [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) can be modeled as a real 133 Ω, 200 Ω, or 400 Ω resistance (differential) for maximum, middle, and minimum gains, respectively. Assuming that the frequency is low enough to ignore the shunt reactance of the input and high enough so that the reactance of moderately sized ac coupling capacitors can be considered negligible, the insertion loss, Il, due to the shunt divider can be expressed as

<span id="page-15-5"></span>
$$
I(dB) = 20 \log \left( \frac{R_{IN}}{R_{SERIES} + R_{IN}} \right) \tag{3}
$$

The necessary shunt component, R<sub>SHUNT</sub>, to match to the source impedance, Rs, can be expressed as

$$
R_{SHUNT} = \frac{1}{\frac{1}{R_S} - \frac{1}{R_{SERIES} + R_{IN}}}
$$
(4)

The insertion loss and the resultant power gain for multiple shunt resistor values are summarized i[n Table 8.](#page-15-4) The source resistance and input impedance need careful attention when using Equation 3 and Equation 4. The reactance of the input impedance of th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) and the ac coupling capacitors must be considered before assuming that they make a negligible contribution.

<span id="page-15-4"></span>**Table 8. Gain Adjustment Using Series Resistor**

I(AB)	$\bm{\mathsf{R}}_{\text{IN}}(\Omega)$	$R_S(\Omega)$	$R_{SERIES}(\Omega)$	$R_{\text{SHUNT}}(\Omega)$
$\overline{2}$	400	50	105	54.9
4	400	50	232	54.9
2	200	50	51.1	61.9
$\overline{4}$	200	50	115	59
$\overline{2}$	133	50	34.8	71.5
$\overline{2}$	400	200	102	332
$\overline{4}$	400	200	232	294
$\overline{2}$	200	200	51.1	976
$\overline{4}$	200	200	115	549
2	400	50	105	54.9
4	400	50	232	54.9
2	200	50	51.1	61.9

### <span id="page-15-1"></span>**ADC INTERFACING**

Th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) is a high output linearity amplifier that is optimized for ADC interfacing. There are several options available to the designer when using th[e ADL5562.](http://www.analog.com/ADL5562?doc=ADL5562.pdf) [Figure 39](#page-15-5) shows a simplified wideband interface with th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) driving the [AD9445.](http://www.analog.com/AD9445?doc=ADL5562.pdf) The [AD9445](http://www.analog.com/AD9445?doc=ADL5562.pdf) is a 14-bit, 125 MSPS ADCwith a buffered wideband input.

For optimum performance, drive the [ADL5562 d](http://www.analog.com/ADL5562?doc=ADL5562.pdf)ifferentially using an input balun. [Figure 39 u](#page-15-5)ses a wideband 1:1 transmission line balun followed by two 34.8  $\Omega$  resistors in parallel with the three input impedances (which change with the gain selection of the [ADL5562\)](http://www.analog.com/ADL5562?doc=ADL5562.pdf) to provide a 50  $\Omega$  differential input impedance. This provides a wideband match to a 50  $\Omega$  source. Th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) is ac-coupled from th[e AD9445](http://www.analog.com/AD9445?doc=ADL5562.pdf) to avoid common-mode dc loading. The 33  $\Omega$  series resistors help to improve the isolation between th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) and any switching currents present at the analog-todigital sample-and-hold input circuitry. Th[e AD9445](http://www.analog.com/AD9445?doc=ADL5562.pdf) input presents a 2 kΩ differential load impedance and requires a 2 V p-p differential input swing to reach full scale (VREF =  $1$  V).



Figure 39. Wideband ADC Interfacing Example Featuring th[e AD9445](http://www.analog.com/AD9445?doc=ADL5562.pdf)

This circuit provides variable gain, isolation, and source matching for th[e AD9445.](http://www.analog.com/AD9445) Using this circuit with th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) in a gain of 6 dB, an SFDR performance of 87 dBc is achieved at 140 MHz, and a −3 dB bandwidth of 760 MHz, as indicated in [Figure 40](#page-16-0) and [Figure 41.](#page-16-1)

<span id="page-16-0"></span>

The wideband frequency response is an advantage in broadband applications, such as predistortion receiver designs and instrumentation applications. However, by designing for a wide analog input frequency range, the cascaded SNR performance is somewhat degraded due to high frequency noise aliasing into the wanted Nyquist zone.

An alternative narrow-band approach is presented in [Figure 42.](#page-16-2) By designing a narrow band-pass antialiasing filter between the [ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) and the target ADC, the output noise of th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) outside of the intended Nyquist zone can be attenuated, helping to preserve the available SNR of the ADC. In general, the SNR improves several decibels when including a reasonable order antialiasing filter. In this example, a low loss 1:1 input transformer is used to match th[e ADL5562 b](http://www.analog.com/ADL5562?doc=ADL5562.pdf)alanced input to a 50  $\Omega$  unbalanced source, resulting in minimum insertion loss at the input.

[Figure 42](#page-16-2) is optimized for driving some of the Analog Devices popular unbuffered ADCs, such as th[e AD9246,](http://www.analog.com/ad9246?doc=ADL5562.pdf) [AD9640,](http://www.analog.com/ad9640?doc=ADL5562.pdf)  an[d AD6655.](http://www.analog.com/ad6655?doc=ADL5562.pdf) [Table 9 i](#page-16-3)ncludes antialiasing filter component recommendations for popular IF sampling center frequencies. Inductor L5 works in parallel with the on-chip ADC input capacitance and a portion of the capacitance presented by C4 to form a resonant tank circuit. The resonant tank helps to ensure that the ADC input looks like a real resistance at the target center frequency. The L5 inductor shorts the ADC inputs at dc, which introduces a zero into the transfer function. In addition, the ac coupling capacitors introduce additional zeros into the transfer function. The final overall frequency response takes on a bandpass characteristic, helping to reject noise outside of the intended Nyquist zone[. Table 9 p](#page-16-3)rovides initial suggestions for prototyping purposes. Some empirical optimization may be needed to help compensate for actual PCB parasitics.



Figure 42. Narrow-Band IF Sampling Solution for an Unbuffered ADC Application

<span id="page-16-3"></span><span id="page-16-2"></span><span id="page-16-1"></span>



## <span id="page-17-0"></span>**LAYOUT CONSIDERATIONS**

High-Q inductive drives and loads, as well as stray transmission line capacitance in combination with package parasitics, can potentially form a resonant circuit at high frequencies, resulting in excessive gain peaking or possible oscillation. If RF transmission lines connecting the input or output are used, they must be designed such that stray capacitance at the input/output pins is

minimized. In many board designs, the signal trace widths must be minimal where the driver/receiver is more than one-eighth of the wavelength from the amplifier. This nontransmission line configuration requires that underlying and adjacent ground and low impedance planes be dropped from the signal lines.



Figure 43. General Purpose Characterization Circuit

### <span id="page-17-1"></span>**Table 10. Gain Setting and Input Termination Components for [Figure 43](#page-17-1)**



## **Table 11. Output Matching Network for [Figure 43](#page-17-1)**





Figure 44. Differential Characterization Circuit Using Agilent E8357A 4-Port PNA

### <span id="page-17-2"></span>**Table 12. Gain Setting and Input Termination Components for [Figure 44](#page-17-2)**



## **Table 13. Output Matching Network for [Figure 44](#page-17-2)**



## <span id="page-18-0"></span>**SOLDERING INFORMATION**

On the underside of the chip scale package, there is an exposed compressed paddle. This paddle is internally connected to the ground of the chip. Solder the paddle to the low impedance ground plane on the PCB to ensure the specified electrical performance and to provide thermal relief. To further reduce thermal impedance, it is recommended that the ground planes on all layers under the paddle be stitched together with vias.

## <span id="page-18-1"></span>**EVALUATION BOARD**

[Figure 45](#page-18-2) shows the schematic of th[e ADL5562](http://www.analog.com/ADL5562?doc=ADL5562.pdf) evaluation board. The board is powered by a single supply in the 3 V to 3.6 V range. The power supply is decoupled by 10  $\mu$ F and 0.1  $\mu$ F capacitors.

[Table 14](#page-18-3) details the various configuration options of the evaluation board[. Figure 46](#page-19-0) and [Figure 47](#page-19-1) show the component and circuit layouts of the evaluation board.

To realize the minimum gain (6 dB into a 200  $\Omega$  load), Input 1 (VIN1 and VIP1) must be used by installing 0  $\Omega$  resistors at R3 and R4, leaving R5 and R6 open. R1 and R2 must be 33  $\Omega$  for a 50 Ω input impedance.

Likewise, driving Input 2 (VIN2 and VIP2) realizes the middle gain (12 dB into a 200  $\Omega$  load) by installing 0  $\Omega$  at R5 and R6 and leaving R3 and R4 open. R1 and R2 must be 29  $\Omega$  for a 50 Ω input impedance.

For the maximum gain (15.5 dB into a 200  $\Omega$  load), both inputs are driven by installing 0  $\Omega$  resistors at R3, R4, R5, and R6. R1 and R2 must be 40.2  $\Omega$  for a 50  $\Omega$  input impedance.

The balanced input and output interfaces are converted to single ended with a pair of baluns (M/A-COM ETC1-1-13). The balun at the input, T1, provides a 50  $\Omega$  single-ended-todifferential transformation. The output balun, T2, and the matching components are configured to provide a 200  $\Omega$  to 50  $\Omega$ impedance transformation with an insertion loss of about 17 dB.



Figure 45. Evaluation Board Schematic

### <span id="page-18-3"></span><span id="page-18-2"></span>**Table 14. Evaluation Board Configuration Options**





<span id="page-19-0"></span>Figure 46. Layout of Evaluation Board, Component Side



<span id="page-19-1"></span>Figure 47. Layout of Evaluation Board, Circuit Side

## <span id="page-20-0"></span>OUTLINE DIMENSIONS



## <span id="page-20-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2009–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08003-0-9/17(F)** 



www.analog.com

Rev. F | Page 21 of 21