


128K x 36 3.3V Synchronous ZBT™ SRAMs 2.5V I/O, Burst Counter Pipelined Outputs

Features

- ◆ 128K x 36 memory configurations
- Supports high performance system speed 166 MHz (3.5 ns Clock-to-Data Access)
- ◆ ZBT[™] Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)

- ◆ Individual byte write (**BW**1 **BW**4) control (May tie active)
- Three chip enables for simple depth expansion
- ◆ 3.3V power supply (±5%), 2.5V I/O Supply (VDDQ)
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 complaint)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP) and 119 ball grid array (BGA)
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



ZBT and ZeroBus Turnaround are trademarks of Renesas and the architecture is supported by Micron Technology and Motorola Inc.

Description

The IDT71V2556 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT^{TM} , or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V2556 contains data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (\overline{CEN}) pin allows operation of the IDT71V2556 to be suspended as long as necessary. All synchronous inputs are ignored when (\overline{CEN}) is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V2556 has an on-chip burst counter. In the burst mode, the IDT71V2556 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V2556 SRAM utilizes a high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Description Summary

| i ili bescripti | on ounimary | | |
|-------------------------|--|--------|--------------|
| A0-A16 | Address Inputs | Input | Synchronous |
| CE1, CE2, CE2 | Chip Enables | Input | Synchronous |
| ŌĒ | Output Enable | Input | Asynchronous |
| R/W | Read/Write Signal | Input | Synchronous |
| CEN | Clock Enable | Input | Synchronous |
| BW1, BW2, BW3, BW4 | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| ADV/LD | Advance burst address / Load new address | Input | Synchronous |
| LBO | Linear / Interleaved Burst Order | Input | Static |
| TMS | Test Mode Select | Input | Synchronous |
| TDI | Test Data Input | Input | Synchronous |
| TCK | Test Clock | Input | N/A |
| TDO | Test Data Output | Output | Synchronous |
| TRST | JTAG Reset (Optional) | Input | Asynchronous |
| ZZ | Sleep Mode | Input | Synchronous |
| I/O0-I/O31, I/OP1-I/OP4 | Data Input / Output | I/O | Synchronous |
| VDD, VDDQ | Core Power, I/O Power | Supply | Static |
| Vss | Ground | Supply | Static |


Pin Definitions⁽¹⁾

| Symbol | Pin Function | I/O | Active | Description |
|-----------------------------------|----------------------------------|-----|--------|---|
| A0-A16 | Address Inputs | I | N/A | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables. |
| ADV/LD | Advance / Load | I | N/A | ADV/\overline{\text{LD}} is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{\text{LD}} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{\text{LD}} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{\text{LD}} is sampled high. |
| R/W | Read / Write | I | N/A | R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later. |
| CEN | Clock Enable | I | LOW | Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock. |
| BW1-BW4 | Individual Byte Write Enables | I | LOW | Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/\overline{W} and ADV/\overline{LD} are sampled low) the appropriate byte write signal ($\overline{BW}_1-\overline{BW}_4$) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW}_1-\overline{BW}_4$ can all be tied low if always doing write to the entire 36-bit word. |
| CE ₁ , CE ₂ | Chip Enables | I | LOW | Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE₂ to enable the IDT71V2556. $(\overline{CE}_1$ or \overline{CE}_2 sampled high or CE₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT [™] has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated. |
| CE ₂ | Chip Enable | I | HIGH | Synchronous active high chip enable. CE2 is used with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. |
| CLK | Clock | I | N/A | This is the clock input to the IDT71V2556. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK. |
| I/O0-I/O31 I/OP1-I/OP4 | Data Input/Output | 1/0 | N/A | Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| LBO | Linear Burst Order | I | LOW | Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and it must not change during device operation. |
| ŌĒ | Output Enable | I | LOW | Asynchronous output enable. \overline{OE} must be low to read data from the 71V2556. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low. |
| TMS | Test Mode Select | I | N/A | Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup. |
| TDI | Test Data Input | I | N/A | Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup. |
| TCK | Test Clock | I | N/A | Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup. |
| TDO | Test Data Output | 0 | N/A | Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller. |
| TRST | JTAG Reset (Optional) | I | LOW | Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. |
| ZZ | Sleep Mode | ı | HIGH | Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V2556 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown |
| VDD | Power Supply | N/A | N/A | 3.3V core power supply. |
| VDDQ | Power Supply | N/A | N/A | 2.5V I/O Supply. |
| Vss | Ground | N/A | N/A | Ground. |

4875 tbl 02

 $^{1. \ \ \, \}text{All synchronous inputs must meet specified setup and hold times with respect to CLK}.$

Pin Configuration⁽³⁾ — 128K x 36, PKG100



Top View 100 TQFP

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pin 64 does not have to be connected directly to Vss as long as the input voltage is ≤ VıL; on the latest die revision this pin supports ZZ (sleep mode).
- 3. This text does not indicate orientation of actual part-marking.

Absolute Maximum Ratings(1)

| Symbol | Rating | Commercial & Industrial Values | Unit |
|------------------------|--------------------------------------|--------------------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| VTERM ^(3,6) | Terminal Voltage with Respect to GND | -0.5 to VDD | V |
| VTERM ^(4,6) | Terminal Voltage with Respect to GND | -0.5 to VDD +0.5 | V |
| VTERM ^(5,6) | Terminal Voltage with Respect to GND | -0.5 to VDDQ +0.5 | V |
| TA ⁽⁷⁾ | Commerical Operating Temperature | -0 to +70 | °C |
| IA., | Industrial Operating Temperature | -40 to +85 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| Тѕтс | Storage Temperature | -55 to +125 | °C |
| Рт | Power Dissipation | 2.0 | W |
| lout | DC Output Current | 50 | mA |

4875 tbl 06 NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

100 TQFP Capacitance $^{(1)}$ (TA = +25° C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 3dV | 5 | pF |
| CI/O | I/O Capacitance | Vout = 3dV | 7 | pF |

NOTE:

4875 tbl 07

1. This parameter is guaranteed by device characterization, but not production tested.

119 BGA Capacitance⁽¹⁾

 $(TA = +25^{\circ} C, f = 1.0MHz)$

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 3dV | 7 | pF |
| Ci/o | I/O Capacitance | Vout = 3dV | 7 | pF |

4875 tbl 07a

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

| Grade | Temperature ⁽¹⁾ | Vss | VDD | VDDQ |
|------------|----------------------------|-----|---------|---------|
| Commercial | 0°C to +70°C | 0V | 3.3V±5% | 2.5V±5% |
| Industrial | -40°C to +85°C | 0V | 3.3V±5% | 2.5V±5% |

NOTE:

4875 tbl 05

1. Ta is the "instant on" case temperature.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|-----------------------------|---------------------|------|--------------------------|------|
| VDD | Core Supply Voltage | 3.135 | 3.3 | 3.465 | ٧ |
| VDDQ | I/O Supply Voltage | 2.375 | 2.5 | 2.625 | ٧ |
| Vss | Supply Voltage | 0 | 0 | 0 | ٧ |
| VIH | Input High Voltage - Inputs | 1.7 | _ | VDD +0.3 | ٧ |
| VIH | Input High Voltage - I/O | 1.7 | _ | VDDQ +0.3 ⁽²⁾ | ٧ |
| VIL | Input Low Voltage | -0.3 ⁽¹⁾ | _ | 0.7 | ٧ |

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. ViH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

Pin Configuration⁽⁵⁾ — 128K x 36, BG119, BGG119

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|-------------------|----------------------------------|--|-----------------------|-----------------------------------|-----------------------------|--|
| Α | VDDQ | O A6 | O A4 | O NC | O A8 | O A16 | O VDDQ |
| В | O NC | O CE2 | O A3 | ADV/LD | O A9 | O CE2 | O NC |
| С | O NC O | O A ⁷ | O A2 O | O VDD | O A12 O | O A15 O | O NC O |
| D | I/O16 | I/OP3 | VSS | NC | VSS | I/OP2 | I/O15 |
| Е | I/O17 | I/O18 | VSS O | CE ₁ | VSS O | I/O13 | I/O14 |
| F | VDDQ | I/O19 | Vss | ĕ | VSS | I/O12 | VDDQ |
| G | I/O20 | I/O21 | BW3 | NC O | BW ₂ | I/O11 | I/O10 |
| Н | I/O22 O | I/O23 O | VSS | R/W O | VSS | I/O9 | I/O8 O |
| J | VDDQ | VDD | V _{DD} (1) | VDD O | V _{DD} ⁽¹⁾ | VDD | VDDQ O |
| K | I/O24 O | I/O26 O | VSS | CLK O | VSS | I/O6 O | I/O7 O |
| ᅵ | I/O25 O | I/O27 O | BW ₄ | NC O | BW ₁ | I/O4 O | I/O5 O |
| М | VDDQ | I/O28 O | VSS | CEN O | VSS | I/O3 | VDDQ O |
| N | I/O29 O | I/O30 O | VSS | A1 O | Vss | I/O2 O | I/O1 O |
| Р | I/O31 | I/OP4 O | VSS | A0 O | VSS O | I/OP1 | I/O0 O |
| R | NC O | A5 O | LOB O | VDD O | V _{DD} (1) | A13 | NC O |
| | NC O VDDQ | NC O NC/TMS ⁽²⁾ | A10 O NC/TDI ⁽²⁾ | A11 O | A14 O NC/TDO ⁽²⁾ | NC O NC/TRST | NC/ZZ ⁽⁴⁾ O (2,3)VDDQ |
| U | VDDQ | NC/TNS(2) | INC/TDI(²) | NC/TCK ⁽²⁾ | NC/TDO(2) | NC/TRST | (=,~) VDDQ |

4875 drw 13a

Top View 119 BGA

- 1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
- 3. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 4. Pin T7 supports ZZ (sleep mode) on the latest die revision.
- 5. This text does not indicate orientation of actual part-marking.

Synchronous Truth Table⁽¹⁾

| CEN | R/W | Chip ⁽⁵⁾ Enable | ADV/LD | B₩x | ADDRESS USED | PREVIOUS CYCLE | CURRENT CYCLE | I/O ⁽⁶⁾ (2 cycles later) |
|-----|-----|-------------------------------|--------|-------|-----------------|-----------------------------|---|--|
| L | L | Select | L | Valid | External | Х | LOAD WRITE | D ⁽⁷⁾ |
| L | Н | Select | L | Х | External | Х | LOAD READ | Q ⁽⁷⁾ |
| L | Х | Х | Н | Valid | Internal | LOAD WRITE / BURST WRITE | BURST WRITE (Advance burst counter) ⁽²⁾ | D ⁽⁷⁾ |
| L | Х | Х | Н | Х | Internal | LOAD READ / BURST READ | BURST READ (Advance burst counter) ⁽²⁾ | Q ⁽⁷⁾ |
| L | Х | Deselect | L | Х | Х | Х | DESELECT or STOP ⁽³⁾ | HiZ |
| L | Х | Х | Н | Х | Х | DESELECT / NOOP | NOOP | HiZ |
| Н | Х | Х | Х | Х | Х | Х | SUSPEND ⁽⁴⁾ | Previous Value |

4875 thl 08

NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{\overline{\D}} signal is sampled high, the internal burst counter is incremented. The R/\overline{\W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{\W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $CE_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

Partial Truth Table for Writes⁽¹⁾

| OPERATION | R/W | BW ₁ | BW ₂ | BW₃ | BW ₄ |
|---|-----|-----------------|-----------------|-----|-----------------|
| READ | Н | Х | Х | Х | Х |
| WRITE ALL BYTES | L | L | L | L | L |
| WRITE BYTE 1 (I/O[0:7], I/O _{P1}) ⁽²⁾ | L | L | Н | Н | Н |
| WRITE BYTE 2 (I/O[8:15], I/O _{P2}) ⁽²⁾ | L | Н | L | Н | Н |
| WRITE BYTE 3 (I/O[16:23], I/OP3)(2) | L | Н | Н | L | Н |
| WRITE BYTE 4 (I/O[24:31], I/OP4)(2) | L | Н | Н | Н | L |
| NO WRITE | L | Н | Н | Н | Н |

4875 tbl 09

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.

Interleaved Burst Sequence Table (**LBO**=VDD)

| | Sequ | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------|------------|----|------------|----|------------|----|------------|--|
| | A1 | A0 | A1 | A0 | A1 | Α0 | A1 | A0 | |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | |
| Fourth Address ⁽¹⁾ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | |


NOTE: 4875 tbl 10

Linear Burst Sequence Table (**LBO**=Vss)

| | Sequ | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------|------------|----|------------|----|------------|----|------------|--|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 | |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | |
| Fourth Address ⁽¹⁾ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | |

NOTE: 4875 tbl 11

Functional Timing Diagram (1)



- 1. This assumes \overline{CEN} , \overline{CE}_1 , CE_2 , \overline{CE}_2 are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles $^{(2)}$

| Cycle | Address | R/W | ADV/LD | ŒE ⁽¹⁾ | CEN | ≅₩x | ŌĒ | I/O | Comments |
|-------|----------------|-----|--------|-------------------|-----|-----|----|----------------|------------------|
| n | A ₀ | Н | L | L | L | Х | Х | Х | Load read |
| n+1 | X | Х | Н | Х | L | Х | Х | Х | Burst read |
| n+2 | A1 | Н | L | L | L | Х | L | Q ₀ | Load read |
| n+3 | Х | Χ | L | Н | L | Х | L | Q0+1 | Deselect or STOP |
| n+4 | X | Χ | Н | Х | L | Х | L | Q1 | NOOP |
| n+5 | A 2 | Η | L | L | L | Х | Х | Z | Load read |
| n+6 | X | Х | Н | Х | L | Х | Х | Z | Burst read |
| n+7 | X | Х | L | Н | L | Х | L | Q2 | Deselect or STOP |
| n+8 | Аз | L | L | L | L | L | L | Q2+1 | Load write |
| n+9 | Х | Х | Н | Х | L | L | Х | Z | Burst write |
| n+10 | A4 | L | L | L | L | L | Х | D3 | Load write |
| n+11 | Х | Х | L | Н | L | Х | Х | D3+1 | Deselect or STOP |
| n+12 | X | Х | Н | Х | L | Х | Х | D4 | NOOP |
| n+13 | A 5 | L | L | L | L | L | Х | Z | Load write |
| n+14 | A6 | Η | L | L | L | Х | Х | Z | Load read |
| n+15 | A 7 | L | L | L | L | L | Х | D ₅ | Load write |
| n+16 | X | Х | Н | Х | L | L | L | Q6 | Burst write |
| n+17 | A8 | Н | L | L | L | Х | Х | D7 | Load read |
| n+18 | Х | Х | Н | Х | L | Х | Х | D7+1 | Burst read |
| n+19 | A 9 | L | L | L | L | L | L | Q8 | Load write |

NOTES: 4875 tbl 12

1. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

Read Operation (1)

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | ≅₩x | ŌĒ | I/O | Comments |
|-------|----------------|-----|--------|-------------------|-----|-----|----|----------------|---------------------------------|
| n | A ₀ | Η | L | L | L | Х | Х | Х | Address and Control meet setup |
| n+1 | Х | Χ | Х | Х | L | Χ | Х | Х | Clock Setup Valid |
| n+2 | Х | X | X | Х | Х | Х | L | Q ₀ | Contents of Address Ao Read Out |

4875 tbl 13

1. $\underline{H} = High; L = Low; X = Don't Care; Z = High Impedance.$

^{2.} H = High; L = Low; X = Don't Care; Z = High Impedance.

^{2.} $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Burst Read Operation (1)

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | B₩x | ŌĒ | I/O | Comments |
|-------|----------------|-----|--------|-------------------|-----|-----|----|----------------|--|
| n | A ₀ | Н | L | L | L | Х | Х | Х | Address and Control meet setup |
| n+1 | Х | Х | Н | Х | L | Х | Х | Х | Clock Setup Valid, Advance Counter |
| n+2 | Х | Х | Н | Х | L | Х | L | Q ₀ | Address Ao Read Out, Inc. Count |
| n+3 | Х | Х | Н | Х | L | Х | L | Q0+1 | Address A ₀₊₁ Read Out, Inc. Count |
| n+4 | Х | Х | Н | Х | L | Х | L | Q0+2 | Address A ₀₊₂ Read Out, Inc. Count |
| n+5 | A1 | Н | L | L | L | Х | L | Q0+3 | Address A ₀₊₃ Read Out, Load A ₁ |
| n+6 | Х | Х | Н | Х | L | Х | L | Q ₀ | Address Ao Read Out, Inc. Count |
| n+7 | Х | Х | Н | Х | L | Х | L | Q1 | Address A1 Read Out, Inc. Count |
| n+8 | A2 | Н | L | L | L | Х | L | Q1+1 | Address A ₁₊₁ Read Out, Load A ₂ |

4875 tbl 14

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_3 = H$.

Write Operation⁽¹⁾

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | ≅₩x | ŌĒ | I/O | Comments |
|-------|---------|-----|--------|-------------------|-----|-----|----|----------------|--------------------------------|
| n | Ao | L | L | L | L | L | Х | Х | Address and Control meet setup |
| n+1 | Х | Х | Х | Х | L | Х | Х | Х | Clock Setup Valid |
| n+2 | Х | Х | Х | Х | L | Х | Х | D ₀ | Write to Address Ao |

4875 tbl 15 NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation(1)

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | B₩x | ŌĒ | I/O | Comments |
|-------|----------------|-----|--------|-------------------|-----|-----|----|------------------|---|
| n | Ao | L | L | L | L | L | Х | Х | Address and Control meet setup |
| n+1 | Х | Х | Н | Х | L | L | Х | Х | Clock Setup Valid, Inc. Count |
| n+2 | Х | Х | Н | Х | L | L | Х | D ₀ | Address Ao Write, Inc. Count |
| n+3 | Х | Х | Н | Х | L | L | Х | D0+1 | Address A ₀₊₁ Write, Inc. Count |
| n+4 | Х | Х | Н | Х | L | L | Х | D ₀₊₂ | Address A ₀₊₂ Write, Inc. Count |
| n+5 | A1 | L | L | L | L | L | Х | D ₀₊₃ | Address A ₀₊₃ Write, Load A ₁ |
| n+6 | Х | Х | Н | Х | L | L | Х | D ₀ | Address Ao Write, Inc. Count |
| n+7 | Х | Х | Н | Х | L | L | Х | D1 | Address A ₁ Write, Inc. Count |
| n+8 | A ₂ | L | L | L | L | L | Х | D1+1 | Address A ₁₊₁ Write, Load A ₂ |

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with Clock Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | B₩x | ŌĒ | I/O | Comments |
|-------|------------|-----|--------|-------------------|-----|-----|----|----------------|--|
| n | Ao | Н | L | L | L | Х | Х | Х | Address and Control meet setup |
| n+1 | Х | Х | Х | Х | Н | Χ | Х | Х | Clock n+1 Ignored |
| n+2 | A1 | Н | L | L | L | Χ | Х | Х | Clock Valid |
| n+3 | Х | Х | Х | Х | Н | Х | L | Q ₀ | Clock Ignored. Data Qo is on the bus. |
| n+4 | Х | Х | Х | Х | Н | Χ | L | Q ₀ | Clock Ignored. Data Qo is on the bus. |
| n+5 | A2 | Н | L | L | L | Х | L | Q ₀ | Address Ao Read out (bus trans.) |
| n+6 | Аз | Н | L | L | L | Χ | L | Q1 | Address A ₁ Read out (bus trans.) |
| n+7 | A 4 | Н | L | L | L | Х | L | Q2 | Address A2 Read out (bus trans.) |

NOTES:

4875 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation with Clock Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | ≅₩x | ŌĒ | I/O | Comments |
|-------|----------------|-----|--------|-------------------|-----|-----|----|----------------|---------------------------------|
| n | A ₀ | L | L | L | L | L | Х | Х | Address and Control meet setup. |
| n+1 | Х | Х | Х | Х | Н | Х | Х | Х | Clock n+1 Ignored. |
| n+2 | A ₁ | L | L | L | L | L | Х | Х | Clock Valid. |
| n+3 | Х | Х | Х | Х | Н | Х | Х | Х | Clock Ignored. |
| n+4 | Х | Х | Х | Х | Н | Х | Х | Х | Clock Ignored. |
| n+5 | A2 | L | L | L | L | L | Х | D ₀ | Write Data Do |
| n+6 | Аз | L | L | L | L | L | Х | D1 | Write Data D1 |
| n+7 | A4 | L | L | L | L | L | Х | D2 | Write Data D2 |

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = L$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Read Operation with Chip Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | B₩x | ŌĒ | I/O ⁽³⁾ | Comments |
|-------|----------------|-----|--------|-------------------|-----|-----|----|--------------------|--|
| n | Х | Х | L | Н | L | Х | Х | ? | Deselected. |
| n+1 | Х | Х | L | Η | L | Х | Х | ? | Deselected. |
| n+2 | A ₀ | Н | L | L | L | Х | Х | Z | Address and Control meet setup |
| n+3 | Х | Х | L | Η | L | Х | Х | Z | Deselected or STOP. |
| n+4 | A1 | Н | L | L | L | Х | L | Q ₀ | Address Ao Read out. Load A1. |
| n+5 | Х | Х | L | Η | L | Х | Х | Z | Deselected or STOP. |
| n+6 | Х | Х | L | Η | L | Х | L | Q1 | Address A ₁ Read out. Deselected. |
| n+7 | A2 | Н | L | L | L | Х | Х | Z | Address and control meet setup. |
| n+8 | Х | Х | Ĺ | Н | L | Х | Х | Z | Deselected or STOP. |
| n+9 | X | Х | L | Н | L | Χ | L | Q2 | Address A ₂ Read out. Deselected. |

NOTES:

4875 tbl 19

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | CE ⁽²⁾ | CEN | ≅₩x | ŌĒ | I/O ⁽³⁾ | Comments |
|-------|----------------|-----|--------|-------------------|-----|-----|----|--------------------|--|
| n | Х | Х | L | Н | L | Х | Х | ? | Deselected. |
| n+1 | Х | Х | L | Н | L | Х | Х | ? | Deselected. |
| n+2 | A ₀ | L | ٦ | L | Ш | L | Х | Z | Address and Control meet setup |
| n+3 | Х | Х | ٦ | Η | Ш | Х | Х | Z | Deselected or STOP. |
| n+4 | A ₁ | L | ٦ | L | Ш | L | Х | D ₀ | Address Do Write in. Load A1. |
| n+5 | Х | Х | ٦ | Η | Ш | Х | Х | Z | Deselected or STOP. |
| n+6 | Х | Х | ٦ | Η | Ш | Х | Х | D1 | Address D ₁ Write in. Deselected. |
| n+7 | A2 | L | L | L | L | L | Х | Z | Address and control meet setup. |
| n+8 | Х | Х | L | Н | L | Х | Х | Z | Deselected or STOP. |
| n+9 | Х | Х | L | Н | L | Χ | Х | D ₂ | Address D ₂ Write in. Deselected. |

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V±5%)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|--------|---|--------------------------------------|------|------|------|
| IIul | Input Leakage Current | VDD = Max., VIN = 0V to VDD | _ | 5 | μA |
| llul | LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾ | VDD = Max., VIN = 0V to VDD | _ | 30 | μA |
| IILOI | Output Leakage Current | Vout = 0V to VDDQ, Device Deselected | _ | 5 | μA |
| Vol | Output Low Voltage | loL = +6mA, VDD = Min. | _ | 0.4 | V |
| Vон | Output High Voltage | loн = -6mA, Vdd = Min. | 2.0 | _ | V |

NOTE:

4875 tbl 21

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range $^{(1)}$ (VDD = 3.3V±5%)

| | | | 166 | MHz | 150 | MHz | 133 | MHz | 100MHz | | l lesia |
|--------|---------------------------------------|--|-------|-------|-------|-------|-------|-------|--------|-------|---------|
| Symbol | Parameter | Test Conditions | Com'l | Ind'l | Com'l | Ind'l | Com'l | Ind'l | Com'l | Ind'l | Unit |
| lod | Operating Power Supply Current | Device Selected, Outputs Open, $ \begin{array}{ll} \text{Device Selected, Outputs Open,} \\ \text{ADV/LD} = X, \ \text{V}_{\text{DD}} = \text{Max.,} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \ \text{or} \leq \text{V}_{\text{IL}}, \ f = \text{fmax}^{(2)} \\ \end{array} $ | 350 | 360 | 325 | 335 | 300 | 310 | 250 | 260 | mA |
| ISB1 | CMOS Standby Power Supply Current | Device Deselected, Outputs Open, $VDD = Max.$, $VIN \ge VHD$ or $\le VLD$, $f = 0^{(2,3)}$ | 40 | 45 | 40 | 45 | 40 | 45 | 40 | 45 | mA |
| ISB2 | Clock Running Power Supply Current | Device Deselected, Outputs Open, $VDD = Max.$, $VIN \ge VHD$ or $< VLD$, $f = fMax^{(2.3)}$ | 120 | 130 | 120 | 130 | 110 | 120 | 100 | 110 | mA |
| ISB3 | Idle Power Supply Current | $\label{eq:decomposition} $ | 40 | 45 | 40 | 45 | 40 | 45 | 40 | 45 | mA |

NOTES:

4875 tbl 22

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

(VDDQ = 2.5V)

| (VDDQ - 2.5V) | |
|--------------------------------|--------------|
| Input Pulse Levels | 0 to 2.5V |
| Input Rise/Fall Times | 2ns |
| Input Timing Reference Levels | (VDDQ/2) |
| Output Timing Reference Levels | (VDDQ/2) |
| AC Test Load | See Figure 1 |

^{1.} The LBO, TMS, TDI, TCK & TRST pins will be internally pulled to VDD and ZZ will be internally pulled to VSs if it is not actively driven in the application.

AC Electrical Characteristics


(VDD = 3.3V±5%, Commercial and Industrial Temperature Ranges)

| | | 166MHz | | 150MHz | | 133MHz | | 100MHz | | |
|-------------------------|---|--------|------|--------|------|--------|------|--------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| I.e. | | | | 0.7 | | 7.5 | | 10 | | Ι |
| tcyc | Clock Cycle Time | 6 | | 6.7 | _ | 7.5 | | 10 | | ns |
| tr ⁽¹⁾ | Clock Frequence | | 166 | _ | 150 | _ | 133 | _ | 100 | MHz |
| tcH ⁽²⁾ | Clock High Pulse Width | 1.8 | _ | 2.0 | _ | 2.2 | _ | 3.2 | _ | ns |
| tcL ⁽²⁾ | Clock Low Pulse Width | 1.8 | _ | 2.0 | _ | 2.2 | | 3.2 | _ | ns |
| Output Para | ameters | | | | | | | | | |
| tcd | Clock High to Valid Data | _ | 3.5 | _ | 3.8 | _ | 4.2 | _ | 5 | ns |
| tcdc | Clock High to Data Change | 1 | _ | 1 | _ | 1 | _ | 1 | _ | ns |
| tcLz ^(3,4,5) | Clock High to Output Active | 1 | _ | 1 | _ | 1 | _ | 1 | _ | ns |
| tchz ^(3,4,5) | Clock High to Data High-Z | 1 | 3 | 1 | 3 | 1 | 3 | 1 | 3 | ns |
| toe | Output Enable Access Time | _ | 3.5 | _ | 3.8 | _ | 4.2 | _ | 5 | ns |
| tolz(3,4) | Output Enable Low to Data Active | 0 | _ | 0 | | 0 | _ | 0 | _ | ns |
| tohz ^(3,4) | Output Enable High to Data High-Z | _ | 3.5 | _ | 3.8 | _ | 4.2 | _ | 5 | ns |
| Set Up Time | es | | | ļ | | | | | l | |
| tse | Clock Enable Setup Time | 1.5 | _ | 1.5 | _ | 1.7 | _ | 2.0 | _ | ns |
| tsa | Address Setup Time | 1.5 | _ | 1.5 | _ | 1.7 | _ | 2.0 | _ | ns |
| tsp | Data In Setup Time | 1.5 | _ | 1.5 | _ | 1.7 | _ | 2.0 | _ | ns |
| tsw | Read/Write (R/W) Setup Time | 1.5 | _ | 1.5 | _ | 1.7 | _ | 2.0 | _ | ns |
| tsadv | Advance/Load (ADV/\overline) Setup Time | 1.5 | _ | 1.5 | _ | 1.7 | _ | 2.0 | _ | ns |
| tsc | Chip Enable/Select Setup Time | 1.5 | _ | 1.5 | _ | 1.7 | _ | 2.0 | _ | ns |
| tsB | Byte Write Enable (BWx) Setup Time | 1.5 | _ | 1.5 | _ | 1.7 | _ | 2.0 | _ | ns |
| Hold Times | | | | • | | | | • | • | |
| the | Clock Enable Hold Time | 0.5 | _ | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns |
| tha | Address Hold Time | 0.5 | _ | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns |
| thd | Data In Hold Time | 0.5 | _ | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns |
| thw | Read/Write (R/W) Hold Time | 0.5 | _ | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns |
| thadv | Advance/Load (ADV/LD) Hold Time | 0.5 | _ | 0.5 | _ | 0.5 | | 0.5 | _ | ns |
| thc | Chip Enable/Select Hold Time | 0.5 | _ | 0.5 | _ | 0.5 | | 0.5 | _ | ns |
| thB | Byte Write Enable (BWx) Hold Time | 0.5 | _ | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns |

NOTES:


- 1. tF = 1/tcyc.
- 2. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.
- 3. Transition is measured ±200mV from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

Timing Waveform of Read $Cycle^{(1,2,3,4)}$




- Q (A1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/ \overline{LD} LOW. Road or Write) is fixed by the state of the R/ \overline{W} signal when new address and control are R/ \overline{W} is don't care when the SRAM is bursting (ADV/ \overline{LD} sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/ \overline{W} signal when new address and control are loaded into the SRAM.

Timing Waveform of Write Cycles^(1,2,3,4,5)



- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CEz timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH. 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/ $\overline{\text{LD}}$ LOW.
- 4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are
- 5. Individual Byte Writesignals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles $^{(1,2,3)}$




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.

 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of $\overline{\textbf{CEN}}$ Operation^(1,2,3,4)




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.

 2. CEz timing transitions are identical but inverted to the CEs and CEs signals. For example, when CEs and CEs are LOW on this waveform, CE2 is HIGH.

 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
 - 4. Individual Byte Writesignals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of $\overline{\textbf{CS}}$ Operation $^{(1,2,3,4)}$



- 1. Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3.
- 2. CEz timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.

 3. $\overline{\text{CEN}}$ when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
 - 4. Individual Byte Writesignals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

JTAG Interface Specification (SA Version only)



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and \overline{TRST} .
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

| Symbol | Parameter | Min. | Max. | Units |
|---------|-------------------------|------|------------------|-------|
| tucyc | JTAG Clock Input Period | 100 | | ns |
| tлсн | JTAG Clock HIGH | 40 | _ | ns |
| tucL | JTAG Clock Low | 40 | _ | ns |
| IJR | JTAG Clock Rise Time | _ | 5 ⁽¹⁾ | ns |
| ₩F | JTAG Clock Fall Time | _ | 5 ⁽¹⁾ | ns |
| turst . | JTAG Reset | 50 | _ | ns |
| tursr | JTAG Reset Recovery | 50 | _ | ns |
| tuco | JTAG Data Output | _ | 20 | ns |
| tupc | JTAG Data Output Hold | 0 | _ | ns |
| tus | JTAG Setup | 25 | _ | ns |
| tлн | JTAG Hold | 25 | _ | ns |

14875 tbl 01

Scan Register Sizes

| Register Name | Bit Size |
|----------------------------|----------|
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| JTAG Identification (JIDR) | 32 |
| Boundary Scan (BSR) | Note (1) |

14875 tbl 03

NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions (SA Version only)

| Instruction Field | Value | Description |
|-----------------------------------|--------------|---|
| Revision Number (31:28) | 0x2 | Reserved for version number. |
| IDT Device ID (27:12) | 0x210, 0x212 | Defines IDT part number 71V2556SA, respectively. |
| IDT JEDEC ID (11:1) | 0x33 | Allows unique identification of device vendor as IDT. |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register. |

14875 tbl 02


Available JTAG Instructions

| Instruction | Description | OPCODE |
|----------------|---|--------|
| EXTEST | Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO. | 0000 |
| SAMPLE/PRELOAD | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. | 0001 |
| DEVICE_ID | Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO. | 0010 |
| HIGHZ | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. | 0011 |
| RESERVED | | 0100 |
| RESERVED | Several combinations are reserved. Do not use codes other than those | 0101 |
| RESERVED | identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions. | 0110 |
| RESERVED | | 0111 |
| CLAMP | Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO. | 1000 |
| RESERVED | | 1001 |
| RESERVED | Same as above. | 1010 |
| RESERVED | Same as above. | 1011 |
| RESERVED | | 1100 |
| VALIDATE | Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification. | 1101 |
| RESERVED | Same as above. | 1110 |
| BYPASS | The BYPASS instruction is used to truncate the boundary scan register as a single bit in length. | 1111 |

14875 tbl 04

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.


Timing Waveform of $\overline{\textbf{OE}}$ Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



** JTAG (SA version) is not available with 100-pin TQFP(PKG100) package

1875 drw 12

- 1. Contact your local sales office for industrial temp range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact you local sales office.

Orderable Part Information

| Speed (MHz) | Orderable Part ID | Pkg. Code | Pkg. Type | Temp. Grade |
|----------------|-------------------|--------------|--------------|----------------|
| 100 | 71V2556S100PFG | PKG100 | TQFP | С |
| | 71V2556S100PFG8 | PKG100 | TQFP | С |
| | 71V2556S100PFGI | PKG100 | TQFP | ı |
| | 71V2556S100PFGl8 | PKG100 | TQFP | ı |
| 133 | 71V2556S133PFG | PKG100 | TQFP | С |
| | 71V2556S133PFG8 | PKG100 | TQFP | С |
| | 71V2556S133PFGI | PKG100 | TQFP | I |
| | 71V2556S133PFGI8 | PKG100 | TQFP | I |
| 150 | 71V2556S150PFG | PKG100 | TQFP | С |
| | 71V2556S150PFG8 | PKG100 | TQFP | С |
| | 71V2556S150PFGI | PKG100 | TQFP | I |
| | 71V2556S150PFGI8 | PKG100 | TQFP | I |
| 166 | 71V2556S166PFG | PKG100 | TQFP | С |
| | 71V2556S166PFG8 | PKG100 | TQFP | С |
| | 71V2556S166PFGI | PKG100 | TQFP | ı |
| | 71V2556S166PFGI8 | PKG100 | TQFP | I |

| Speed (MHz) | Orderable Part ID | Pkg. Code | Pkg. Type | Temp. Grade |
|----------------|-------------------|--------------|--------------|----------------|
| 100 | 71V2556SA100BG | BG119 | PBGA | С |
| | 71V2556SA100BG8 | BG119 | PBGA | С |
| | 71V2556SA100BGG | BGG119 | PBGA | С |
| | 71V2556SA100BGG8 | BGG119 | PBGA | С |
| | 71V2556SA100BGGI | BGG119 | PBGA | I |
| | 71V2556SA100BGGl8 | BGG119 | PBGA | ı |
| | 71V2556SA100BGI | BG119 | PBGA | I |
| | 71V2556SA100BGl8 | BG119 | PBGA | I |
| 133 | 71V2556SA133BG | BG119 | PBGA | С |
| | 71V2556SA133BG8 | BG119 | PBGA | С |
| | 71V2556SA133BGI | BG119 | PBGA | I |
| | 71V2556SA133BGl8 | BG119 | PBGA | I |
| 166 | 71V2556SA166BG | BG119 | PBGA | С |
| | 71V2556SA166BG8 | BG119 | PBGA | С |

Datasheet Document History

| 6/30/99 | | Updated to new format |
|----------|---------------------|---|
| 8/23/99 | | Added Smart ZBT functionality |
| | Pg. 4, 5 | Added Note 4 and changed Pins 38, 42, and 43 to DNU |
| | Pg. 6 | Changed U2-U6 to DNU |
| | Pg. 14 | Added Smart ZBT AC Electrical Characteristics |
| | Pg. 15 | Improved tcd and toe(MAX) at 166MHz |
| | | Revised tchz(MIN) for f≤133 MHz |
| | | Revised toHz (MAX) for f≤133 MHz |
| | | Improved tcH, tcL for f ≤ 166 MHz |
| | | Improved setup times for 100–200 MHz |
| | Pg. 22 | Added BGA package diagrams |
| | Pg. 24 | Added Datasheet Document History |
| 10/4/99 | Pg. 14 | Revised AC Electrical Characteristics table |
| | Pg. 15 | Revised tchz to match tclz and tcdc at 133MHz and 100MHz |
| 12/31/99 | | Removed Smart functionality |
| | | Added Industrial Temperature range offerings at the 100 to 166MHz speed grades. |
| 04/30/00 | Pg. 5,6 | Add clarification note to Recommended Temperature Ratings and Absolute Max Ratings |
| | | table; Add note to TQFP Pin Configurations |
| | Pg. 6 | Add BGA Capacitance table |
| | Pg. 7 | Add note to BGA Pin Configurations |
| | Pg. 21 | Insert TQFP Package Diagram Outline |
| 05/26/00 | | Add new package offering, 13 x 15mm 165fBGA |
| | Pg. 23 | Correct 119 BGA Package Diagram Outline |
| 07/26/00 | Pg. 5,6,7 | Add zz, sleep mode reference note to TQFP, BG119 and BQ165 pinouts |
| | Pg. 8 | Update BQ165 pinout |
| | Pg. 23 | Update BG119 package diagram outlines |
| 10/25/00 | | Remove Preliminary Status |
| | Pg. 8 | Add note to pin N5, BQ165 pinout reserved for JTAG TRST |
| 5/20/02 | Pg. 1-8,15,22,23,27 | Added JTAG "SA" version functionality & updated ZZ pin descriptions and notes. |
| 10/15/04 | Pg. 7 | Updated pin configuration for the 119 BGA - reordered I/O signals on P6, P7 (128K x 36) |
| | | and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18). |
| 02/23/07 | Pg. 27 | Added X generation die step to ordering information. |
| 10/13/08 | Pg. 27 | Removed "IDT" from orderable part number |
| 05/24/10 | Pg. 27 | Added "Restricted hazardous substance device" to the ordering information |
| 04/11/11 | Pg. 1-23 | Removed 71V2558 (EOL), fBGA 165 pin and 200MHz. |
| | Pg. 13,14 | Added 150MHz data for Commercial & Industrial information. |
| | Pg. 22 | Added 150MHz and Tape and Reel to Ordering information and updated description of |
| | | Restricted hazardous substance device to Green. |
| 08/20/20 | Pg. 1 - 25 | Rebranded as Renesas datasheet |
| | Pg. 1 | Moved Functional Block Diagram to page 1 |
| | Pg. 1 & 22 | Updated green and industrial temp range availability |
| | Pg. 4 & 6 | Updated package codes |
| | Pg. 22 | Removed X generation die stepping from Ordering Information |
| | Pg. 23 | Added Orderable Part Information tables |

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/