



Brief Description

The ZSPM1035C and ZSPM1035D are true-digital single-phase PWM controllers optimally configured for use with the Murata Power Solutions 35A Power Block OKLP-X/35-W12-C in smart digital power solutions.

The ZSPM1035C and ZSPM1035D integrate a digital control loop, optimized for maximum flexibility and stability as well as load step and steady-state performance. In addition, a rich set of protection functions is provided.

To simplify the system design, a set of optimized configuration options have been pre-programmed in the devices. These configurations can be selected by setting the values of two external resistors.

Reference solutions are available complete with layout recommendations, example circuit board layouts, complete bill of materials and more.

Features

- Application-optimized digital control loop
- Advanced, digital control techniques
 - Tru-sample Technology™
 - State-Law Control[™] (SLC)
 - Sub-cycle Response[™] (SCR)
- Improved transient response and noise immunity
- · Protection features
 - Over-current protection
 - Over-voltage protection (VIN, VOUT)
 - Under-voltage protection (VIN, VOUT)
 - Overloaded startup
 - Continuous retry ("hiccup") mode for fault conditions
- Pre-programmed for optimized use with Murata Power Solutions 35A Power Block OKLP-X/35-W12-C
- 2-pin configuration for loop compensation, output voltage, and slew rate.
- Operation from a single 5V or 3.3V supply

Benefits

- Fast time-to-market using off-the-shelf, optimally configured controller and power block
- Fast configuration and design flexibility
- Simplified design and integration
- · FPGA designer-friendly solution
- · Highest power density with smallest footprint
- Pin-to-pin compatible with the ZSPM1035A PWM controller enabling point-of-load platform designs with or without digital communication
- Higher energy efficiency across all output loading conditions

Available Support

- Evaluation Kit
- · Reference Solutions
- PC-based Pink Power Designer[™] Graphic User Interface (GUI)

Physical Characteristics


Operation temperature: -40°C to +125°C

ZSPM1035C V_{OUT}: 0.62V to 1.20V

ZSPM1035D V_{OUT}: 1.25V to 3.40V

 Lead free (RoHS compliant) 24-pin QFN package (4mm x 4mm)


ZSPM1035C/D Typical Application Diagram





ZSPM1025C/D Block Diagram

Typical Applications Telecom Switches Servers and Storage Base Stations Network Routers Industrial Applications FPGA Designs Point-of-Load Power Solutions **Telecommunications** Single-Rail/Single-Phase Supplies for Processors, ASICs, DSPs, etc.



Ordering Information

Sales Code	Description	Package		
ZSPM1035CA1W 0	ZSPM1035C Lead-free QFN24 — Temperature range: -40°C to +125°C	7" Reel		
ZSPM1035DA1W 0	ZSPM1035D Lead-free QFN24 — Temperature range: -40°C to +125°C	7" Reel		
ZSPM8735-KIT	Evaluation Kit for ZSPM1035C with PMBus™ Communication Interface *	Kit		
ZSPM8835-KIT	Evaluation Kit for ZSPM1035D with PMBus™ Communication Interface *	Kit		
* Pink Power Designer™ GUI for kit can be downloaded from the IDT web site at www IDT com/ZSPM1035C or www IDT com/ZSPM1035D				



Contents

Features		1
Benefits		
List of Figures		4
List of Tables		5
1 IC Characteristics		
1.1. Absolute Maximum Ratings		6
1.2. Recommended Operating Conditions		7
1.3. Electrical Parameters		7
2 Product Summary	1	0
	1	
2.2. Pin Description	1	2
2.3. Available Packages	1	3
3 Functional Description		
	d Grounding1	
•	1	
· · · · · · · · · · · · · · · · · · ·	1	
	1	
, ,	1	
·	1	
·	1	
•	1	
<u> </u>	1	
·	1	
·	1	
· ·	1	
•	1	
	1	
	1	
4 Application Information		
**	2	
• •	2	
4.2.1. CONFIG0 – Output Voltage		
· · · · · · · · · · · · · · · · · · ·	oltage Slew Rate2	
4.3. Typical Performance Measurements for the ZSPM		
· · · · · · · · · · · · · · · · · · ·	5C - Capacitor Range #1 - Comp02	
· · · · · · · · · · · · · · · · · · ·	5C - Capacitor Range #2 - Comp12	
4.3.3. Typical Load Transient Response – ZSPM103	5C - Capacitor Range #3 - Comp23	0



4.3.4.	Typical Load Transient Response – ZSPM1035C – Capacitor Range #4 – Comp3	31
4.3.5.	Typical Load Transient Response – ZSPM1035D – Capacitor Range #1 – Comp0	32
4.3.6.	Typical Load Transient Response – ZSPM1035D – Capacitor Range #2 – Comp1	33
4.3.7.	Typical Load Transient Response – ZSPM1035D – Capacitor Range #3 – Comp2	34
4.3.8.	Typical Load Transient Response – ZSPM1035D – Capacitor Range #4 – Comp3	35
5 Mech	anical Specifications	36
6 Gloss	eary	37
7 Order	ring Information	37
8 Relate	ed Documents	38
9 Docui	ment Revision History	38
List of F	igures ·	
Figure 2.1	Typical Application Circuit with a 5V Supply Voltage	10
Figure 2.2	Block Diagram	11
Figure 2.3	Pin-Out QFN24 Package	13
Figure 3.1	Simplified Block Diagram for the Digital Compensation	15
Figure 3.2	Power Sequencing	16
Figure 3.3	Inductor Current Sensing Using the DCR Method	17
Figure 4.1	ZSPM1035C - Application Circuit with a 5V Supply Voltage	20
Figure 4.2	ZSPM1035D - Application Circuit with a 5V Supply Voltage	21
Figure 4.3	ZSPM1035C with Capacitor Range #1 – Load Step 5 to 15A, Min. Capacitance	28
Figure 4.4	ZSPM1035C with Capacitor Range #1 – Load Step 15 to 5A, Min. Capacitance	28
Figure 4.5	ZSPM1035C with Capacitor Range #1 - Load Step 5 to 15A, Max. Capacitance	28
Figure 4.6	ZSPM1035C with Capacitor Range #1 – Load Step 15 to 5A, Max. Capacitance	28
Figure 4.7	ZSPM1035C Open Loop Bode Plots with Capacitor Range #1	28
Figure 4.8	ZSPM1035C with Capacitor Range #2 – Load Step 5 to 15A, Min. Capacitance	29
Figure 4.9	ZSPM1035C with Capacitor Range #2 – Load Step 15 to 5A, Min. Capacitance	29
Figure 4.1	0 ZSPM1035C with Capacitor Range #2 - Load Step 5 to 15A, Max. Capacitance	29
Figure 4.1	1 ZSPM1035C with Capacitor Range #2 - Load Step 15 to 5A, Max. Capacitance	29
Figure 4.1	2 ZSPM1035C Open Loop Bode Plots with Capacitor Range #2	29
Figure 4.1	3 ZSPM1035C with Capacitor Range #3 - Load Step 5 to 15A, Min. Capacitance	30
-	4 ZSPM1035C with Capacitor Range #3 - Load Step 15 to 5A, Min. Capacitance	
Figure 4.1	5 ZSPM1035C with Capacitor Range #3 - Load Step 5 to 15A, Max. Capacitance	30
Figure 4.1	6 ZSPM1035C with Capacitor Range #3 - Load Step 15 to 5A, Max. Capacitance	30
-	7 ZSPM1035C Open Loop Bode Plots with Capacitor Range #3	
	8 ZSPM1035C with Capacitor Range #4 - Load Step 5 to 15A, Min. Capacitance	
Figure 4.1	9 ZSPM1035C with Capacitor Range #4 - Load Step 15 to 5A, Min. Capacitance	31
Figure 4.2	O ZSPM1035C with Capacitor Range #4 - Load Step 5 to 15A, Max. Capacitance	31



Figure 4.21	ZSPM1035C with Capacitor Range #4 – Load Step 15 to 5A, Max. Capacitance	31
Figure 4.22	ZSPM1035C Open Loop Bode Plots with Capacitor Range #4	31
Figure 4.23	ZSPM1035D with Capacitor Range #1 - Load Step 5 to 15A, Min. Capacitance	32
Figure 4.24	ZSPM1035D with Capacitor Range #1 - Load Step 15 to 5A, Min. Capacitance	32
Figure 4.25	ZSPM1035D with Capacitor Range #1 - Load Step 5 to 15A, Max. Capacitance	32
Figure 4.26	ZSPM1035D with Capacitor Range #1 - Load Step 15 to 5A, Max. Capacitance	32
Figure 4.27	ZSPM1035D Open Loop Bode Plots with Capacitor Range #1	32
Figure 4.28	ZSPM1035D with Capacitor Range #2 - Load Step 5 to 15A, Min. Capacitance	33
Figure 4.29	ZSPM1035D with Capacitor Range #2 – Load Step 15 to 5A, Min. Capacitance	33
Figure 4.30	ZSPM1035D with Capacitor Range #2 - Load Step 5 to 15A, Max. Capacitance	33
Figure 4.31	ZSPM1035D with Capacitor Range #2 - Load Step 15 to 5A, Max. Capacitance	33
Figure 4.32	ZSPM1035D Open Loop Bode Plots with Capacitor Range #2	33
Figure 4.33	ZSPM1035D with Capacitor Range #3 – Load Step 5 to 15A, Min. Capacitance	34
Figure 4.34	ZSPM1035D with Capacitor Range #3 – Load Step 15 to 5A, Min. Capacitance	34
Figure 4.35	ZSPM1035D with Capacitor Range #3 – Load Step 5 to 15A, Max. Capacitance	34
Figure 4.36	ZSPM1035D with Capacitor Range #3 – Load Step 15 to 5A, Max. Capacitance	34
Figure 4.37	ZSPM1035D Open Loop Bode Plots with Capacitor Range #3	34
Figure 4.38	ZSPM1035D with Capacitor Range #4 – Load Step 5 to 15A, Min. Capacitance	35
Figure 4.39	ZSPM1035D with Capacitor Range #4 – Load Step 15 to 5A, Min. Capacitance	35
Figure 4.40	ZSPM1035D with Capacitor Range #4 – Load Step 5 to 15A, Max. Capacitance	35
Figure 4.41	ZSPM1035D with Capacitor Range #4 – Load Step 15 to 5A, Max. Capacitance	35
Figure 4.42	ZSPM1035D Open Loop Bode Plots with Capacitor Range #4	35
Figure 5.1	24-pin QFN Package Drawing	36
List of Ta	bles	
Table 3.1	Power Sequencing Timing	16
Table 3.2	Power Good (PGOOD) Output Thresholds	16
Table 3.3	Fault Configuration Overview	18
Table 4.1	Passive Component Values for the Application Circuits	22
Table 4.2	Pin Strap Resistor Values	23
Table 4.3	ZSPM1035C and ZSPM1035D - Nominal VOUT Pin-Strap Resistor Selection (CONFIG0 Pin)	24
Table 4.4	Recommended Output Capacitor Ranges	25
Table 4.5	ZSPM1035C and ZSPM1035D - Compensator and VOUT Slew Rate Pin Strap Resistor Selection	26



1 IC Characteristics

Note: The absolute maximum ratings are stress ratings only. The ZSPM1035C/D might not function or be operable above the recommended operating conditions. Stresses exceeding the absolute maximum ratings might also damage the device. In addition, extended exposure to stresses above the recommended operating conditions might affect device reliability. IDT does not recommend designing to the "Absolute Maximum Ratings."

1.1. Absolute Maximum Ratings

PARAMETER	PINS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply voltages		<u> </u>				
5V supply voltage	VDD50	dV/dt < 0.15V/μs	-0.3		5.5	V
Maximum slew rate					0.15	V/µs
3.3V supply voltage	VDD33		-0.3		3.6	V
1.8V supply voltage	VDD18 AVDD18		-0.3		2.0	V
Digital pins						
Digital I/O pins	GPIOx CONTROL PGOOD LSE PWM		-0.3		5.5	V
Analog pins						
Current sensing	ISNSP ISNSN		-0.3		5.5	V
Voltage feedback	VFBP VFBN		-0.3		2.0	V
All other analog pins	ADCVREF VREFP TEMP VIN CONFIGX		-0.3		2.0	V
Ambient conditions						
Storage temperature			-40		150	°C
Electrostatic discharge – Human Body Model ¹⁾					+/-2k	V
Electrostatic discharge – Charge Device Model 1)					+/- 500	V
ESD testing is performed	d according to the respective	JESD22 JEDEC standard.				



1.2. Recommended Operating Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Ambient conditions						
Operation temperature	T _{AMB}		-40		125	°C
Thermal resistance junction to ambient	θ_{JA}			40		K/W

1.3. Electrical Parameters

PARAMETER SYMBOL C		CONDITIONS	MIN	TYP	MAX	UNITS
Supply voltages						
5V supply voltage—VDD50 pin	V _{VDD50}		4.75	5.0	5.25	V
5V supply current	I _{VDD50}	VDD50=5.0V		23		mA
3.3V supply voltage	V _{VDD33}	Supply for both the VDD33 and VDD50 pins if the internal 3.3V regulator is not used.	3.0	3.3	3.6	V
3.3V supply current	I _{VDD33}	VDD50=VDD33=3.3V		23		mA
Internally generated supply volta	ages					
3.3V supply voltage—VDD33 pin	V _{VDD33}	VDD50=5.0V	3.0	3.3	3.6	٧
3.3V output current	I _{VDD33}	VDD50=5.0V			2.0	mA
1.8V supply voltages—AVDD18 and VDD18 pins	V _{AVDD18} V _{VDD18}	VDD50=5.0V	1.72	1.80	1.98	V
1.8V output current					0	mA
Power-on reset threshold for VDD33 pin – on	V _{TH_POR_ON}			2.8		V
Power-on reset threshold for VDD33 pin – off	V _{TH_POR_OFF}			2.6		V
Digital IO pins (GPIOx, CONTRO	L, PGOOD)					
Input high voltage		VDD33=3.3V	2.0			٧
Input low voltage		VDD33=3.3V			0.8	٧
Output high voltage		VDD33=3.3V	2.4		VDD33	٧
Output low voltage					0.5	٧
Input leakage current					±1	μΑ
Output current – high					2.0	mA
Output current – low					2.0	mA



PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Digital IO pins with tri-state capa	ability (LSE,	PWM)				
Output high voltage		VDD33=3.3V	2.4		VDD33	V
Output low voltage					0.5	V
Output current - high					2.0	mA
Output current - low					2.0	mA
Tri-state leakage current					±1.0	μΑ
Output voltage (without externa	l feedback d	ivider; see section 3.3.2)				
Set-point voltage			0		1.4	V
Set-point resolution				1.4		mV
Set-point accuracy		VOUT=1.2V		1		%
Inductor current measurement						
Common mode voltage - ISNSP and ISNSN pins to AGND			0		5.0	V
Differential voltage range across ISNSP and ISNSN pins					±100	mV
Accuracy				10		%
Digital pulse width modulator						
Switching frequency	f _{SW}			500		kHz
Resolution				163		ps
Frequency accuracy				2.0		%
Duty cycle			2.5		100	%
Over-voltage protection						
Reference DAC						
Set-point voltage			0		1.58	V
Resolution				25		mV
Set point accuracy				2		%
Comparator						
Hysteresis				35		mV
Housekeeping analog-to-digital	converter (H	KADC) input pins				
Input voltage—TEMP, VIN, CONFIG0, and CONFIG1 pins			0		1.44	V
Source impedance Vin sensing					3	kΩ
ADC resolution				0.7		mV
External temperature measurem	ent (Note: Or	nly PN-junction sense elements are	supported)			



PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bias currents for external temperature sensing—TEMP pin				60		μΑ
Resolution—TEMP pin				0.16		К
Accuracy of measurement— TEMP pin				±5.0		К
Internal temperature measureme	ent					
Resolution				0.22		K
Accuracy of measurement				±5.0		K



2 Product Summary

2.1. Overview

The ZSPM1035C and ZSPM1035D are true-digital single-phase PWM controllers optimally configured for use with the Murata Power Solutions 35A Power Block OKLP-X/35-W12-C in smart digital power solutions. The ZSPM1035C/D has a digital power control loop incorporating output voltage sensing, average inductor current sensing, and extensive fault monitoring and handling features. Several different functional units are integrated in the device. A dedicated digital control loop is used to provide fast loop response and optimal output voltage regulation. This includes output voltage sensing, average inductor current sensing, a digital control law, and a digital pulse-width modulator (DPWM). In parallel, a dedicated error handler allows fast and flexible detection of error signals and their appropriate handling. A housekeeping analog-to-digital converter (HKADC) ensures the reliable and efficient measurement of environmental signals, such as input voltage and temperature.

An application-specific, low-energy integrated microcontroller is used to control the overall system. It manages configuration of the various logic units according to the preprogrammed configuration look-up tables and the external configuration resistors connected to the CONFIG0 and CONFIG1 pins. These pin-strapping resistors expedite configuration of output voltage, compensation, and rise time without requiring digital communication. IDT's Pink Power Designer™ graphical user interface (GUI) allows the user to monitor the controller's measurements of the environmental signals and the status of the error handler via the GPIO2 and GPIO3 pins.





Figure 2.1 Typical Application Circuit with a 5V Supply Voltage



A high-reliability, high-temperature one-time programmable memory (OTP) is used to store configuration parameters. All required bias and reference voltages are internally derived from the external supply voltage.







2.2. Pin Description


Pin	Name	Direction	Туре	Description
1	AGND	Input	Supply	Analog Ground
2	VREFP	Output	Supply	Reference Terminal
3	VFBP	Input	Analog	Positive Input of Differential Feedback Voltage Sensing
4	VFBN	Input	Analog	Negative Input of Differential Feedback Voltage Sensing
5	ISNSP	Input	Analog	Positive Input of Differential Current Sensing
6	ISNSN	Input	Analog	Negative Input of Differential Current Sensing
7	TEMP	Input	Analog	Connection to External Temperature Sensing Element
8	VIN	Input	Analog	Power Supply Input Voltage Sensing
9	CONFIG0	Input	Analog	Configuration Selection 0
10	CONFIG1	Input	Analog	Configuration Selection 1
11	PWM	Output	Digital	High-Side FET Control Signal
12	LSE	Output	Digital	Low-Side FET Control Signal
13	PGOOD	Output	Digital	PGOOD Output (Internal Pull-Down)
14	CONTROL	Input	Digital	Control Input – Active High
15	GPIO0	Input/Output	Digital	General Purpose Input/Output Pin
16	GPIO1	Input/Output	Digital	General Purpose Input/Output Pin
17	GPIO2	Input/Output	Digital	General Purpose Input/Output Pin
18	GPIO3	Input/Output	Digital	General Purpose Input/Output Pin
19	GND	Input	Supply	Digital Ground
20	VDD18	Output	Supply	Internal 1.8V Digital Supply Terminal
21	VDD33	Input/Output	Supply	3.3V Supply Voltage Terminal
22	VDD50	Input	Supply	5.0V Supply Voltage Terminal
23	AVDD18	Output	Supply	Internal 1.8V Analog Supply Terminal
24	ADCVREF	Input	Analog	Analog-to-Digital Converter (ADC) Reference Terminal
PAD	PAD	Input	Analog	Exposed Pad, Digital Ground



2.3. Available Packages

The ZSPM1035C/D is available in a 24-pin QFN package. The pin-out is shown in Figure 2.3. The mechanical drawing of the package can be found in Figure 5.1.

Figure 2.3 Pin-Out QFN24 Package



3 Functional Description

3.1. Power Supply Circuitry, Reference Decoupling, and Grounding

The ZSPM1035C/D incorporates several internal power regulators in order to derive all required supply and bias voltages from a single external supply voltage. This supply voltage can be either 5V or 3.3V depending on whether the internal 3.3V regulator should be used. If the internal 3.3V regulator is not used, 3.3V must be supplied to the 3.3V and 5V supply pins. Decoupling capacitors are required at the VDD33, VDD18, and AVDD18 pins (1.0 μ F minimum; 4.7 μ F recommended). If the 5.0V supply voltage is used, i.e., the internal 3.3V regulator is used, a small load current can be drawn from the VDD33 pin. This can be used to supply pull-up resistors for example.

The reference voltages required for the analog-to-digital converters are generated within the ZSPM1035C/D. External decoupling must be provided between the VREFP and ADCVREF pins. Therefore, a $4.7\mu F$ capacitor is required at the VREFP pin, and a 100nF capacitor is required at the ADCVREF pin. The two pins should be connected with approximately 50Ω resistance in order to provide sufficient decoupling between the pins.

Three different ground connections (the pad, AGND pin, and GND pin) are available on the outside of the package. These should be connected together to a single ground tie. A differentiation between analog and digital ground is not required.



3.2. Reset/Start-up Behavior

The ZSPM1035C/D employs an internal power-on-reset (POR) circuit to ensure proper start up and shut down with a changing supply voltage. Once the supply voltage increases above the POR threshold voltage (refer to section 1.3), the ZSPM1035C/D begins the internal start-up process. Upon its completion, the device is ready for operation.

3.3. Digital Power Control

3.3.1. Overview

The digital power control loop consists of the integral parts required for the control functionality of the ZSPM1035C/D. A high-speed analog front-end is used to digitize the output voltage. A digital control core uses the acquired information to provide duty-cycle information to the PWM that controls the drive signals to the power stage.

3.3.2. Output Voltage Feedback

The voltage feedback signal is sampled with a high-speed analog front-end. The feedback voltage is differentially measured and subtracted from the voltage reference provided by a reference digital-to-analog converter (DAC) using an error amplifier. A flash ADC is then used to convert the voltage into its digital equivalent. This is followed by internal digital filtering to improve the system's noise rejection.

3.3.2.1. ZSPM1035C

The ZSPM1035C has been designed for an output voltage range from 0.62 to 1.20V. The VFBP pin should be connected to the converter output through a $1.75k\Omega$ resistor, and a small filter capacitor, typically 22pF, should be connected between the VFBP and VFBN pins of the ZSPM1035C.

3.3.2.2. ZSPM1035D

The ZSPM1035D has been designed for an output voltage range from 1.25 to 3.40V. An external feedback divider is required for the ZSPM1035D. The VFBP pin should be connected to the converter output through a $1.75k\Omega$ resistor, and a $1k\Omega$ resistor should be connected between the VFBP and VFBN pin of the ZSPM1035D. A small filter capacitor, typically 22pF, should also be connected between the VFBP and VFBN pins of the ZSPM1035D.

3.3.3. Digital Compensator

The sampled output voltage is processed by a digital control loop in order to modulate the DPWM output signals controlling the power stage. This digital control loop works as a voltage-mode controller using a PID-type compensation. The basic structure of the controller is shown in Figure 3.1. The proprietary State-LawTM Control (SLC) concept features two parallel compensators, steady-state operation, and fast transient operation. The ZSPM1035C/D implements fast, reliable switching between the different compensation modes in order to ensure good transient performance and quiet steady state. This has been utilized to tune the compensators individually for the respective needs; i.e., quiet steady-state and fast transient performance.




Figure 3.1 Simplified Block Diagram for the Digital Compensation

Three different techniques are used to improve transient performance further:

- Tru-sample Technology™ is used to acquire fast, accurate, and continuous information about the output voltage so that the device can react quickly to any change in output voltage. Tru-sample Technology™ reduces phase-lag caused by sampling delays, reduces noise sensitivity, and improves transient performance.
- The Sub-cycle Response™ (SCR) technique, a method to drive the DPWM asynchronously during load transients, allows limiting the maximum deviation of the output voltage and recharging the output capacitors faster.
- A nonlinear gain adjustment is used during large load transients to boost the loop gain and reduce the settling time.

3.3.4. Power Sequencing and the CONTROL Pin

The ZSPM1035C/D has a set of pre-configured power-sequencing features. The typical sequence of events is shown in Figure 3.2. The individual values for the delay, ramp time, and post ramp time are listed in Table 3.1. Note that the device is slew-rate controlled for ramping. Hence, when pin-strapping options for the output voltage are used, the ramp time can change based on the configured slew-rate and the actual selected output voltage. The slew rate can be selected in the application circuit using the pin-strap options as explained in section 4.1.

The CONTROL pin is pre-configured for active high operation.

The ZSPM1035C/D features a power good (PGOOD) output, which can be used to indicate the state of the power rail. If the output voltage level is above the power good ON threshold, the pin is set to active, indicating a stable output voltage on the rail. The thresholds for the power good output turn-on and turn-off are listed in Table 3.2. Note that the power good thresholds are stored in the device as factors relative to the nominal output voltage. Hence, using the strapping options (see section 4.1) to change the output voltage level also changes the PGOOD thresholds.






Figure 3.2 Power Sequencing

Table 3.1 Power Sequencing Timing

Parameter	ZSPM1035C	ZSPM1035D
i arameter	2 1000	
ton_delay	0ms	0ms
	Pin strap selectable	Pin strap selectable
t _{ON_RISE}	(see section 4.2)	(see section 4.2)
t _{ON_MAX}	188ms	188ms
t _{OFF_DELAY}	0ms	0ms
	25ms (VOUT = 1.20V)	12ms (VOUT = 1.80V)
toff_fall*	Ramp down slew rate is 0.048V/ms	Ramp down slew rate is 0.150V/ms
t _{OFF_MAX}	50ms	50ms

^{*} t_{OFF_FALL} is implemented as a slew rate by the ZSPM1035C/D. Use the device-specific slew rate and the selected nominal output voltage to calculate the actual t_{OFF_FALL} in milliseconds.

Table 3.2 Power Good (PGOOD) Output Thresholds

Parameter	Value				
ON level 95% of VOUT Nominal VOUT nominal is pin-strap selectable (see section 4					
OFF level	90% of VOUT Nominal VOUT nominal is pin-strap selectable (see section 4.2)				



3.3.5. Pre-biased Start-up and Soft-Off

Dedicated pre-biased start-up logic ensures proper start-up of the power converter when the output capacitors are pre-charged to a non-zero output voltage. Closed-loop stability is ensured during this phase.

When the DC/DC converter output is disabled, i.e. when the CONTROL pin is set low, the ZSPM1035C/D will execute the soft-off sequence. The soft-off sequence will ramp down the output voltage to 0V and set the PWM output in a tri-state condition.

3.3.6. Current Sensing

The ZSPM1035C/D offers cycle-by-cycle average current sensing and over-current protection. A dedicated ADC is used to provide fast and accurate current information over the switching period. The acquired information is compared with the pre-configured over-current threshold to trigger an over-current fault event. DCR current sensing across the inductor on the Murata OKLP-X/35-W12-C is supported. Additionally, the device uses DCR temperature compensation via the external temperature sense element. This increases the accuracy of the current sense method by counteracting the significant change of the DCR over temperature.

The schematic of the required current sensing circuitry is shown in Figure 3.3 for the widely-used DCR current-sensing method, which uses the parasitic resistance of the inductor to acquire the current information. The principle is based on a matched time-constant between the inductor and the low-pass filter built from a $2.15k\Omega$ resistor mounted on the Murata OKLP-X/35-W12-C Power Block and C8. Resistor R6 should be a precision $2.15k\Omega$ resistor in order to provide good DC voltage rejection, .i.e. reduce the influence of the output voltage level on the current measurement.

Murata
OKLP-X/35-W12-C

L
DCR
+Vout

2.15 kOhm
+CS
CS
CS
220nF
ISNSN
R6
2.15 kOhm

Figure 3.3 Inductor Current Sensing Using the DCR Method



To improve the accuracy of the current measurement, which can be adversely affected by the temperature coefficient of the inductor's DCR, the ZSPM1035C/D features temperature compensation via the external temperature sensing. The temperature of the inductor can be measured with an external temperature sense element placed close to the inductor. This information is used to adapt the gain of the current sense path to compensate for the increase in actual DCR.

3.3.7. Temperature Measurement

The ZSPM1035C/D features two independent temperature measurement units. The internal temperature sensing measures the temperature inside the IC; the external temperature sensing element is placed on the Murata OKLP-X/35-W12-C Power Block. The ZSPM1035C/D drives 60μA into the external temperature sensing element and measures the voltage on the TEMP pin.

3.4. Fault Monitoring and Response Generation

The ZSPM1035C/D monitors various signals for possible fault conditions during operation. The fault thresholds of the ZSPM1035C/D controllers are given in Table 3.3.

Table 3.3 Fault Configuration Overview

Signal	Fault Threshold	
Output Over-Voltage Fault	125% of Nominal VOUT*	
Output Under-Voltage Fault	75% of Nominal VOUT*	
Input Over-Voltage Fault	13.80V	
Input Under-Voltage Fault	7.00V	
Over-Current Fault	42.0A	
External Over-Temperature Fault	105°C	
Internal Over-Temperature Fault	100°C	
* Nominal VOUT is selected by the pin-strap resistor on the CONFIG0 pin.		

The controller fault handling will infinitely try to restart the converter on a fault condition. In analog controllers, this infinite re-try feature is also known as "hiccup mode."

3.4.1. Output Over/Under Voltage

To prevent damage to the load, the ZSPM1035C/D utilizes an output over-voltage protection circuit. The voltage at VFBP is continuously compared with a configurable threshold using a high-speed analog comparator. If the voltage exceeds the configured threshold, the fault response is generated and the PWM output is set to low.

The ZSPM1035C/D also monitors the output voltage with a lower threshold. If the output voltage falls below the under-voltage fault level, a fault event is generated and the PWM output is set to low.

Note that the fault thresholds are stored in the ZSPM1035C/D as factors relative to the nominal output voltage. Hence, using the strapping options (see section 4.1) to change the output voltage level, also changes the fault thresholds.



3.4.2. Output Current Protection

The ZSPM1035C/D continuously monitors the average inductor current and utilizes this information to protect the power supply against excessive output current.

3.4.3. Over-Temperature Protection

The ZSPM1035C/D monitors internal and external temperature. For the temperature fault conditions a soft-off sequence is started. The soft-off sequence will ramp down the output voltage to 0V and set the PWM output in a tri-state condition.

3.5. Monitoring and Debugging via I²C™

The Pink Power Designer™ GUI can be used to monitor the internal measurement signals of the ZSPM1035C/D during the development phase. The status of the internal fault handler can also be monitored within the Pink Power Designer™ GUI.

The Pink Power Designer™ GUI communicates with the ZSPM1035C/D via an I²C™* interface in which the SCL signal is connected to the GPIO3 pin and the SDA signal is connected to the GPIO2 pin.

^{*} I^2C^{TM} is a trademark of NXP.



4 Application Information

The ZSPM1035C/D controllers have been designed and pre-configured to operate with the Murata OKLP-X/35-W12-C Power Block, which is a complete point-of-load solution for 35A output currents. This section includes information about the typical application circuits and recommended component values.

The pin-strap configuration options for the ZSPM1035C/D are also documented in this section.

4.1. Typical Application Circuit

Schematics for the typical application circuits for the ZSPM1035C and ZSPM1035D respectively are shown in Figure 4.1 and Figure 4.2. A list of recommended component values for the passive components can be found in Table 4.1.

U1 +5V VDD50 VDD33 VDD18 C1.C2.C3 Vin +7V **GND** AVDD18 R7 U2 **VREFP** VIN I **≷** R8 +7V ENABLE **ADCVREF** C4,C5,C6 VOUT VIN +Vout Murata OKLP-X/35-W12-C **AGND** PWM [PWM COUT LSE 📋 CONFIG0 CIN = CONFIG1 GND **PGND GND TEMP** +CS -CS TEMP GPIO0 C8 ISNSP [GPIO1 ISNSN GPIO2 GPIO3 ≷R4 **VFBP** ON/OFF > CONTROL VFBN **PGOOD** PGOOD ← ZSPM1035C

Figure 4.1 ZSPM1035C – Application Circuit with a 5V Supply Voltage






Figure 4.2 ZSPM1035D – Application Circuit with a 5V Supply Voltage



Table 4.1 Passive Component Values for the Application Circuits

Reference Designator	Component value	Description
C1	1.0μF	Ceramic capacitor.
C2	4.7μF	Ceramic capacitor. Recommended 4.7μF; minimum 1.0μF.
C3	4.7μF	Ceramic capacitor. Recommended 4.7μF; minimum 1.0μF.
C4	4.7μF	Ceramic capacitor. Recommended 4.7μF; minimum 1.0μF.
C5	4.7μF	Ceramic capacitor. Recommended 4.7μF; minimum 1.0μF.
C6	100nF	
C7	22pF	Output voltage sense filtering capacitor. Recommended 22pF; maximum 1nF.
C8	220nF*	DCR current-sense filter capacitor.
CIN		Input filter capacitors. Can be a combination of ceramic and electrolytic capacitors.
COUT		Output filter capacitors. See section 4.2.2 for more information on the output capacitor selection.
R1	51Ω*	
R2, R3		Pin-strap configuration resistors. See sections 4.2.1 and 4.2.2 for information on application-specific values.
R4	1.0kΩ*	Output voltage feedback divider bottom resistor. Connect between the VFBP and VFBN pins.
		Important: R4 must not be used with the ZSPM1035C. If R4 is used with the ZSPM1035C, the output voltage will be much higher than the nominal output voltage.
R5	1.75kΩ*	Output voltage feedback divider top resistor. Connect between the output terminal and the VFBP pin.
R6	2.15kΩ*	DCR current sense filter resistor.
R7	9.1kΩ*	Input voltage divider top resistor. Connect between the main power input and the VIN pin of the ZSPM1035C/D.
R8	1.0kΩ*	Input voltage divider bottom resistor. Connect between the VIN and AGND pins of the ZSPM1035C/D.
* Values marked w	rith an asterisk a	re fixed component values that must not be changed.



4.2. Pin Strap Options of the ZSPM1035C/D

The ZSPM1035C/D provides two pin-strap configuration pins. The CONFIG0 pin is used to select the nominal output voltage of the non-isolated DC/DC converter. The CONFIG1 pin is used to select a set of compensation loop parameters in combination with the slew rate for the output voltage during the power-up sequence. There are four sets of compensation loop parameters that have been optimized for different ranges of output capacitance.

The CONFIG0 and CONFIG1 pins are used to determine the index of the selected values using the resistor values listed in Table 4.2. Each pin provides 30 configuration indexes based on resistor values from the E96 series. A resistor variation of ~2% is taken into account for initial tolerance and temperature dependency. The values are read during the initialization phase after a POR event and are then used to look up the selected index from the pre-configured look-up tables. Based on the index read by the ZSPM1035C/D, the controller will load the corresponding configuration from the OTP memory of the device.

Table 4.2 Pin Strap Resistor Values

Index	Resistor Value Using the E96 Series	Index	Resistor Value Using the E96 Series
0	0Ω	15	5.360kΩ
1	392Ω	16	6.040kΩ
2	576Ω	17	6.810kΩ
3	787Ω	18	7.680kΩ
4	1.000kΩ	19	8.660kΩ
5	1.240kΩ	20	9.530kΩ
6	1.500kΩ	21	10.50kΩ
7	1.780kΩ	22	11.80kΩ
8	2.100kΩ	23	13.00kΩ
9	2.430kΩ	24	14.30kΩ
10	2.800kΩ	25	15.80kΩ
11	3.240kΩ	26	17.40kΩ
12	3.740kΩ	27	19.10kΩ
13	4.220kΩ	28	21.00kΩ
14	4.750kΩ	29	23.20kΩ

4.2.1. CONFIG0 – Output Voltage

The nominal output voltage of the ZSPM1035C/D is set with a pin-strap resistor on the CONFIG0 pin. The selectable output voltages and the corresponding pin-strap resistor index are given in Table 4.3.

The nominal output voltage set points given for the ZSPM1035C are valid without an output voltage feedback divider. To achieve optimal performance the low pass filter consisting of resistor R5 and C7 (see Figure 4.1) should be included in the application circuit.

The nominal output voltage set points given for the ZSPM1035D are only valid if the resistors in the output voltage feedback divider, R4 and R5 (see Figure 4.2), have the resistances specified in Table 4.1.



Table 4.3 ZSPM1035C and ZSPM1035D - Nominal VOUT Pin-Strap Resistor Selection (CONFIG0 Pin)

Index	Resistor Value Using the E96 Series	Nominal VOUT – ZSPM1035C	Nominal VOUT – ZSPM1035D
0	0Ω	0.62 V	1.25 V
1	392Ω	0.64 V	1.30 V
2	576Ω	0.66 V	1.35 V
3	787Ω	0.68 V	1.40 V
4	1.000kΩ	0.70V	1.45 V
5	1.240kΩ	0.72V	1.50 V
6	1.500kΩ	0.74V	1.55 V
7	1.780kΩ	0.76 V	1.60 V
8	2.100kΩ	0.78 V	1.65 V
9	2.430kΩ	0.80 V	1.70 V
10	2.800kΩ	0.82V	1.75 V
11	3.240kΩ	0.84 V	1.80 V
12	3.740kΩ	0.86V	1.85 V
13	4.220kΩ	0.88 V	1.90 V
14	4.750kΩ	0.90 V	1.95 V
15	5.360kΩ	0.92 V	2.00 V
16	6.040kΩ	0.94 V	2.10 V
17	6.810kΩ	0.96 V	2.20 V
18	7.680kΩ	0.98 V	2.30 V
19	8.660kΩ	1.00 V	2.40 V
20	9.530kΩ	1.02 V	2.50 V
21	10.50kΩ	1.04 V	2.60 V
22	11.80kΩ	1.06 V	2.70 V
23	13.00kΩ	1.08 V	2.80 V
24	14.30kΩ	1.10 V	2.90 V
25	15.80kΩ	1.12 V	3.00 V
26	17.40kΩ	1.14V	3.10 V
27	19.10kΩ	1.16V	3.20 V
28	21.00kΩ	1.18 V	3.30 V
29	23.20kΩ	1.20 V	3.40 V

4.2.2. CONFIG1 - Compensation Loop and Output Voltage Slew Rate

The ZSPM1035C/D controllers can be configured to operate over a wide range of output capacitance. Four ranges of output capacitance have been specified to match typical customer requirements (see Table 4.4).

Typical performance measurements for both load transient performance and open-loop Bode plots can be found in section 4.3. Using less output capacitance than the minimum capacitance given in Table 4.4 is not recommended.



Table 4.4 Recommended Output Capacitor Ranges

Capacitor Range Ceramic Capacitor		Bulk Electrolytic Capacitors
#1	Minimum 200μF Maximum 400μF	None
#2	Minimum 400μF Maximum 1000μF	
#3	Minimum 100μF Maximum 600μF	Minimum 2 x 470μF, 7m Ω ESR Maximum 5 x 470μF, 7m Ω ESR
#4	Minimum 400μF Maximum 1000μF	Minimum 4 x 470μF, 7m Ω ESR Maximum 10 x 470μF, 7m Ω ESR

To get the optimal performance for a given output capacitor range, one of four sets of compensation loop parameters, Comp0 to Comp3, should be selected with a resistor between CONFIG1 and GND. The compensation loop parameters have been configured to ensure optimal transient performance and good control loop stability margins.

For each set of compensation loop parameters, there is a choice of seven slew rates for the output voltage during power-up. The selection of the slew rate can be used to limit the input current of the DC/DC converter while it is ramping up the output voltage. The current needed to charge the output capacitors increases in direct proportion to the slew rate.

Table 4.5 gives a complete list of the selectable compensation loop parameters and slew rates together with the equivalent pin-strap resistor values.



Table 4.5 ZSPM1035C and ZSPM1035D - Compensator and VOUT Slew Rate Pin Strap Resistor Selection

Index	Resistor Value Using the E96 Series	Compensator	VOUT Slew Rate
0	0Ω		0.10 V/ms
1	392Ω		0.20 V/ms
2	576Ω	Comp0	0.50 V/ms
3	787Ω	(Capacitor Range #1)	1.00 V/ms
4	1.000kΩ	(Capacitor Harige #1)	2.00 V/ms
5	1.240kΩ		5.00 V/ms
6	1.500kΩ		10.00 V/ms
7	1.780kΩ		0.10 V/ms
8	2.100kΩ		0.20 V/ms
9	2.430kΩ	Comp1	0.50 V/ms
10	2.800kΩ	Comp1	1.00 V/ms
11	3.240kΩ	(Capacitor Range #2)	2.00 V/ms
12	3.740kΩ	i —	5.00 V/ms
13	4.220kΩ		10.00 V/ms
14	4.750kΩ		0.10 V/ms
15	5.360kΩ		0.20 V/ms
16	6.040kΩ	Comp2	0.50 V/ms
17	6.810kΩ	(Capacitor Range #3)	1.00 V/ms
18	7.680kΩ	(Capacitor Harige #3)	2.00 V/ms
19	8.660kΩ		5.00 V/ms
20	9.530kΩ		10.00 V/ms
21	10.50kΩ	_	0.10 V/ms
22	11.80kΩ	_	0.20 V/ms
23	13.00kΩ	Comp3	0.50 V/ms
24	14.30kΩ	(Capacitor Range #4)	1.00 V/ms
25	15.80kΩ	(2.00 V/ms
26	17.40kΩ		5.00 V/ms
27	19.10kΩ		10.00 V/ms
28	21.00kΩ	Comp0	0.10 V/ms
29	23.20kΩ		0.10 V/ms



4.3. Typical Performance Measurements for the ZSPM1035C and ZSPM1035D

The pre-programmed compensation loop parameters for the ZSPM1035C and ZSPM1035D have been designed to ensure stability and optimal transient performance for the OKLP-X/35-W12-C Power Block from Murata in combination with one of the four output capacitor ranges (see Table 4.4).

Load transient performance measurements and open-loop Bode plots for the ZSPM1035C can be found in sections 4.3.1 to 4.3.4. The transient load steps have been generated with a load resistor and a power MOSFET located on the same circuit board as the ZSPM1035C and the Murata OKLP-X/35-W12-C Power Block. The ZSPM8735-KIT evaluation kit can be used to further evaluate the performance of the ZSPM1035C for the four output capacitor ranges.

Load transient performance measurements and open-loop Bode plots for the ZSPM1035D are shown in sections 4.3.5 to 4.3.8. The transient load steps have been generated with a load resistor and a power MOSFET located on the same circuit board as the ZSPM1035D and the Murata OKLP-X/35-W12-C Power Block. The ZSPM8835-KIT evaluation kit can be used to further evaluate the performance of the ZSPM1035D for the four output capacitor ranges.



4.3.1. Typical Load Transient Response – ZSPM1035C – Capacitor Range #1 – Comp0

Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.20V$ Minimum output capacitance: $2 \times 100 \mu F/6.3V$ X5R

Maximum output capacitance: $3 \times 100 \mu F/6.3 V X5R + 2 \times 47 \mu F/10 V X7R$

Figure 4.3 ZSPM1035C with Capacitor Range #1 -Figure 4.4 ZSPM1035C with Capacitor Range #1 -Load Step 5 to 15A, Min. Capacitance Load Step 15 to 5A, Min. Capacitance Ch1 (Blue): Ch2 (Cyan): VOUT 100mV/div AC VOUT 100mV/div AC PWM 5V/div DC PWM 5V/div DC Ch2 (Cyan): PWM 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Ch3: (Violet): Time Scale: Load Trigger 5V/div DC 8µs/div Figure 4.5 ZSPM1035C with Capacitor Range #1 -Figure 4.6 ZSPM1035C with Capacitor Range #1 -Load Step 5 to 15A, Max. Capacitance Load Step 15 to 5A, Max. Capacitance VOUT 100mV/div AC PWM 5V/div DC Ch1 (Blue): VOUT 100mV/div AC PWM 5V/div DC Ch2 (Cyan): Ch3: (Violet): Ch2 (Cyan): Ch3: (Violet): Load Trigger 5V/div DC Load Trigger 5V/div DC Time Scale: 8µs/div Time Scale: 8us/div 1.25GS/s 100k points 1.80 V 1.25GS/s 100k points ZSPM1035C Open Loop Bode Plots with Capacitor Range #1 Figure 4.7 40 0 Max Caps - Gain 30 Min Caps - Gain -30 Max Caps - Phase 20 [degrees] -60 Min Caps - Phase Gain [dB] 10 0 -90 -10 -120 -20 -150 -30 -40 -180 1 10 100 Frequency [kHz]





4.3.2. Typical Load Transient Response – ZSPM1035C – Capacitor Range #2 – Comp1


Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.20V$

Minimum output capacitance: $3 \times 100 \mu F/6.3 V X5R + 2 \times 47 \mu F/10 V X7R$

Maximum output capacitance: 7 x 100μF/6.3V X5R + 4 x 47μF/10V X7R Figure 4.8 ZSPM1035C with Capacitor Range #2 -Load Step 5 to 15A, Min. Capacitance VOUT 50mV/div AC Ch1 (Blue): Ch2 (Cyan): PWM 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Time Scale: 8us/div Figure 4.10 ZSPM1035C with Capacitor Range #2 -Figure 4.11 ZSPM1035C with Capacitor Range #2 -Load Step 5 to 15A, Max. Capacitance VOUT 50mV/div AC Ch1 (Blue): Ch2 (Cyan): Ch3: (Violet): PWM 5V/div DC Load Trigger 5V/div DC Time Scale:









4.3.3. Typical Load Transient Response – ZSPM1035C – Capacitor Range #3 – Comp2

Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.20V$

Minimum output capacitance: 1 x 100 μ F/6.3V X5R + 2 x 470 μ F/6.3V/7m Ω Aluminum Electrolytic Capacitor Maximum output capacitance: 6 x 100 μ F/6.3V X5R + 5 x 470 μ F/6.3V/7m Ω Aluminum Electrolytic Capacitor

Figure 4.13 ZSPM1035C with Capacitor Range #3 -Figure 4.14 ZSPM1035C with Capacitor Range #3 -Load Step 5 to 15A, Min. Capacitance Load Step 15 to 5A, Min. Capacitance VOUT 20mV/div AC PWM 5V/div DC VOUT 20mV/div AC Ch1 (Blue): Ch1 (Blue): Ch2 (Cyan): Ch3: (Violet): Ch2 (Cyan): Ch3: (Violet): PWM 5V/div DC Load Trigger 5V/div DC Load Trigger 5V/div DC Time Scale: 20us/div Figure 4.15 ZSPM1035C with Capacitor Range #3 -Figure 4.16 ZSPM1035C with Capacitor Range #3 -Load Step 5 to 15A, Max. Capacitance Load Step 15 to 5A, Max. Capacitance Ch1 (Blue): VOLIT 20mV/div AC VOUT 20mV/div AC PWM 5V/div DC Ch1 (Blue): Ch2 (Cyan): PWM 5V/div DC Ch2 (Cyan): Ch3: (Violet): Ch3: (Violet): Load Trigger 5V/div DC Load Trigger 5V/div DC Time Scale: 20us/div Time Scale: 20.0µs 100k points

20.0µs
1.80 V 20.0µs 100k points Figure 4.17 ZSPM1035C Open Loop Bode Plots with Capacitor Range #3 40 0 Max Caps - Gain 30 Min Caps - Gain -30 Max Caps - Phase 20 Min Caps - Phase -60 [gB] 10 0 -90 Gain [Phase -10 -120 -20 -150 -30 -40 -180

1

Frequency [kHz]

100

10



4.3.4. Typical Load Transient Response – ZSPM1035C – Capacitor Range #4 – Comp3

Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.20V$

Minimum output capacitance: $3 \times 100 \mu F/6.3 V$ X5R + $2 \times 47 \mu F/10 V$ X7R + $4 \times 470 \mu F/6.3 V/7 m\Omega$ Aluminum Electrolytic Capacitor Maximum output capacitance: $7 \times 100 \mu F/6.3 V$ X5R + $4 \times 47 \mu F/10 V$ X7R + $10 \times 470 \mu F/6.3 V/7 m\Omega$ Aluminum Electrolytic Capacitor

Figure 4.18 ZSPM1035C with Capacitor Range #4 -Figure 4.19 ZSPM1035C with Capacitor Range #4 -Load Step 5 to 15A, Min. Capacitance Load Step 15 to 5A, Min. Capacitance Ch1 (Blue): VOUT 20mV/div AC VOUT 20mV/div AC Ch2 (Cyan): Ch3: (Violet): PWM 5V/div DC Ch2 (Cyan): Ch3: (Violet): PWM 5V/div DC Load Trigger 5V/div DC Load Trigger 5V/div DC Time Scale: 20µs/div Time Scale: 20µs/div 20.0µs 11 × 50.2000µs | 2.50GS/s 1M points Figure 4.20 ZSPM1035C with Capacitor Range #4 -Figure 4.21 ZSPM1035C with Capacitor Range #4 -Load Step 5 to 15A, Max. Capacitance Load Step 15 to 5A, Max. Capacitance Ch1 (Blue): VOUT 20mV/div AC VOUT 20mV/div AC Ch1 (Blue): PWM 5V/div DC PWM 5V/div DC Ch2 (Cyan): Ch2 (Cyan): Load Trigger 5V/div DC Load Trigger 5V/div DC Ch3: (Violet): Ch3: (Violet): 20µs/div 20μs/div Time Scale: Time Scale: 20.0μs 1.80 V 1.80 V Figure 4.22 ZSPM1035C Open Loop Bode Plots with Capacitor Range #4 40 0 Max Caps - Gain 30 Min Caps - Gain -30 20 Max Caps - Phase Min Caps - Phase -60 [gB] 10 0 -90 -10 -120 -20 -150 -30 -40 -180 1 10 100


Frequency [kHz]



4.3.5. Typical Load Transient Response – ZSPM1035D – Capacitor Range #1 – Comp0

Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.80V$ Minimum output capacitance: $2 \times 100 \mu F/6.3V$ X5R

Maximum output capacitance: $3 \times 100 \mu F/6.3 V X5R + 2 \times 47 \mu F/10 V X7R$





4.3.6. Typical Load Transient Response – ZSPM1035D – Capacitor Range #2 – Comp1

Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.80V$

Minimum output capacitance: $3 \times 100 \mu F/6.3 V X5R + 2 \times 47 \mu F/10 V X7R$ Maximum output capacitance: $7 \times 100 \mu F/6.3 V X5R + 4 \times 47 \mu F/10 V X7R$

Figure 4.28 ZSPM1035D with Capacitor Range #2 -Figure 4.29 ZSPM1035D with Capacitor Range #2 -Load Step 5 to 15A, Min. Capacitance Load Step 15 to 5A, Min. Capacitance Ch1 (Blue): VOUT 50mV/div AC Ch1 (Blue): Ch2 (Cyan): Ch3: (Violet): VOUT 50mV/div AC PWM 5V/div DC Ch2 (Cyan): PWM 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Load Trigger 5V/div DC Time Scale: Time Scale: Figure 4.30 ZSPM1035D with Capacitor Range #2 -Figure 4.31 ZSPM1035D with Capacitor Range #2 -Load Step 5 to 15A, Max. Capacitance Load Step 15 to 5A, Max. Capacitance תורוה ההוו המונות מונות המונות מונות מונות של מונות של מונות של המונות של המונות של המונות של המונות של המונות VOUT 50mV/div AC Ch1 (Blue): Ch1 (Blue): VOUT 50mV/div AC Ch2 (Cyan): PWM 5V/div DC Ch2 (Cyan): Ch3: (Violet): PWM 5V/div DC Load Trigger 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Time Scale: 8µs/div Time Scale: 8µs/div 1.25GS/s 100k points 1.80 V Figure 4.32 ZSPM1035D Open Loop Bode Plots with Capacitor Range #2 40 0 Max Caps - Gain 30 Min Caps - Gain -30 20 Max Caps - Phase -60 Min Caps - Phase [dB] 10 0 -90 **Gain** -10 -120 -20 -150 -30 -40 -180 10 100 1

Frequency [kHz]



4.3.7. Typical Load Transient Response – ZSPM1035D – Capacitor Range #3 – Comp2

Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.80V$

Minimum output capacitance: 1 x 100 μ F/6.3V X5R + 2 x 470 μ F/6.3V/7m Ω Aluminum Electrolytic Capacitor Maximum output capacitance: 6 x 100 μ F/6.3V X5R + 5 x 470 μ F/6.3V/7m Ω Aluminum Electrolytic Capacitor

Figure 4.33 ZSPM1035D with Capacitor Range #3 -Figure 4.34 ZSPM1035D with Capacitor Range #3 -Load Step 5 to 15A, Min. Capacitance Load Step 15 to 5A, Min. Capacitance VOUT 50mV/div AC PWM 5V/div DC Ch1 (Blue): Ch1 (Blue): VOUT 50mV/div AC Ch2 (Cyan): Ch3: (Violet): Ch2 (Cyan): Ch3: (Violet): PWM 5V/div DC Load Trigger 5V/div DC Load Trigger 5V/div DC Time Scale: 20µs/div Time Scale: Figure 4.35 ZSPM1035D with Capacitor Range #3 -Figure 4.36 ZSPM1035D with Capacitor Range #3 -Load Step 5 to 15A, Max. Capacitance Load Step 15 to 5A, Max. Capacitance Ch1 (Blue): VOUT 50mV/div AC Ch1 (Blue): VOLIT 50mV/div AC Ch2 (Cyan): PWM 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Ch2 (Cyan): PWM 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Time Scale: Time Scale: 20μs/div 20µs/div **(1)** 50.0mV√4 (2) 5 Figure 4.37 ZSPM1035D Open Loop Bode Plots with Capacitor Range #3 40 0 Max Caps - Gain 30 -30 Min Caps - Gain 20 Max Caps - Phase -60 10 Gain [dB] Min Caps - Phase 0 -90 -10 -120 -20 -150 -30 -40 -180 1 10 100 Frequency [kHz]



4.3.8. Typical Load Transient Response – ZSPM1035D – Capacitor Range #4 – Comp3

Test conditions: $V_{IN} = 12.0V$, $V_{OUT} = 1.80V$

Minimum output capacitance: $3 \times 100 \mu F/6.3 V$ X5R + $2 \times 47 \mu F/10 V$ X7R + $4 \times 470 \mu F/6.3 V/7 m\Omega$ Aluminum Electrolytic Capacitor Maximum output capacitance: $7 \times 100 \mu F/6.3 V$ X5R + $4 \times 47 \mu F/10 V$ X7R + $10 \times 470 \mu F/6.3 V/7 m\Omega$ Aluminum Electrolytic Capacitor


Figure 4.38 ZSPM1035D with Capacitor Range #4 -Figure 4.39 ZSPM1035D with Capacitor Range #4 -Load Step 5 to 15A, Min. Capacitance Load Step 15 to 5A, Min. Capacitance VOUT 20mV/div AC PWM 5V/div DC Ch1 (Blue): Ch2 (Cyan): Ch1 (Blue): VOUT 20mV/div AC PWM 5V/div DC Ch2 (Cyan): Ch3: (Violet): Load Trigger 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Time Scale: 20µs/div Time Scale: 20µs/div Figure 4.40 ZSPM1035D with Capacitor Range #4 -Figure 4.41 ZSPM1035D with Capacitor Range #4 -Load Step 15 to 5A, Max. Capacitance Load Step 5 to 15A, Max. Capacitance Ch1 (Blue): Ch2 (Cyan): VOUT 20mV/div AC PWM 5V/div DC VOUT 20mV/div AC Ch1 (Blue): Ch2 (Cyan): PWM 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Ch3: (Violet): Load Trigger 5V/div DC Time Scale: 20us/div Figure 4.42 ZSPM1035D Open Loop Bode Plots with Capacitor Range #4 40 0 Max Caps - Gain 30 Min Caps - Gain -30 20 Max Caps - Phase [degrees] -60 Min Caps - Phase 10 0 -90 0 -10 Phase [-120 -20 -150 -30 -40 -180 1 10 100 Frequency [kHz]



5 Mechanical Specifications

Based on JEDEC MO-220. All dimensions are in millimeters.

Figure 5.1 24-pin QFN Package Drawing



Dimension	Min (mm)	Max (mm)
Α	0.8	0.90
A ₁ 0.00 0.05		0.05
b	0.18	0.30
е	0.5 nominal	
H _D	3.90 4.1	
HE	3.90	4.1
L	0.35	0.45



6 Glossary

Term	Description	
ASIC	Application Specific Integrated Circuit	
DPWM	Digital Pulse-Width Modulator	
DCR	DC Resistance	
DSP	Digital Signal Processing	
FET	Field-Effect Transistor	
FPGA	Field-Programmable Gate Array	
GPIO	General Purpose Input/Output	
GUI	Graphical User Interface	
HKADC	Housekeeping Analog-To-Digital Converter	
ОТ	Over-Temperature	
OTP	One-Time Programmable Memory	
OV	Over-Voltage	
PID	Proportional/Integral/Derivative	
POR	Power-On-Reset	
SCR	Sub-cycle Response™	
SLC	State-Law Control™	
SPM	Smart Power Management	

7 Ordering Information

Sales Code Description P		Package
ZSPM1035CA1W 0	ZSPM1035C Lead-free QFN24 — Temperature range: -40°C to +125°C	7" Reel
ZSPM1035DA1W 0 ZSPM1035D Lead-free QFN24 — Temperature range: -40°C to +125°C 7" Reel		7" Reel
ZSPM8735-KIT	Evaluation Kit for ZSPM1035C with PMBus™ Communication Interface *	Kit
ZSPM8835-KIT Evaluation Kit for ZSPM1035D with PMBus™ Communication Interface * Kit		Kit

^{*} The Pink Power Designer™ GUI for the kits can be downloaded from the ZSPM1035C web page at www.IDT.com/ZSPM1035C or from the ZSPM1035D web page at www.IDT.com/ZSPM1035D.



8 Related Documents

Document	
ZSPM1035C/D Pink Power Designer™ GUI Guide	
ZSPM1035C/D Feature Sheet	

Visit IDT's website www.IDT.com or contact your nearest sales office for the latest version of these documents.

9 Document Revision History

Revision	Date	Description
1.00	December 4, 2013	First release.
1.11	September 11, 2014	Correction for bias voltage for Murata power block in Figure 2.1, Figure 4.1, and Figure 4.2. Update for contact information.
	January 25, 2016	Changed to IDT branding.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/