µ**PD48288209A** µ**PD48288218A** µ**PD48288236A**

288M-BIT Low Latency DRAM Common I/O

R10DS0097EJ0300 Rev.3.00 Oct 01, 2012

Description

The μ PD48288209A is a 33,554,432-word by 9 bit, the μ PD48288218A is a 16,777,216-word by 18 bit and the µPD48288236A is a 8,388,608-word by 36 bit synchronous double data rate Low Latency RAM fabricated with advanced CMOS technology using one-transistor memory cell.

The μ PD48288209A, μ PD48288218A and μ PD48288236A integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (CK and CK#) are latched on the positive edge of CK and CK#. These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

Specification

- Density: 288M bit
- Organization
	- Common I/O: 4M words x 9 bits x 8 banks 2M words x 18 bits x 8 banks

1M words x 36 bits x 8 banks

- Operating frequency: 533 / 400 / 300 MHz
- Interface: HSTL I/O
- Package: 144-pin TAPE FBGA
- Package size: 18.5 x 11
- Leaded and Lead free
- Power supply
	- -2.5 V VEXT
	- 1.8 V V_{DD}
	- 1.5 V or 1.8 V V_{DD}O
- Refresh command
	- Auto Refresh
	- 8192 cycle / 32 ms for each bank
		- 64K cycle / 32 ms for total
- Operating case temperature : $Tc = 0$ to 95 \degree C

Features

- SRAM-type interface
- Double-data-rate architecture
- PLL circuitry
- Cycle time: 1.875 ns ω tree 15 ns

2.5 ns ω trc = 15 ns

2.5 ns ω trc = 20 ns

- 3.3 ns (a) t_{RC} = 20 ns
- Non-multiplexed addresses
- Multiplexing option is available.
- Data mask for WRITE commands
- Differential input clocks (CK and CK#)
- Differential input data clocks (DK and DK#)
- Data valid signal (QVLD)
- Programmable burst length: $2/4/8$ (x9/x18/x36)
- User programmable impedance output (25 Ω 60 Ω)
- JTAG boundary scan

Ordering Information

Pin Arrangement

144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x9]

Notes **1.** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.

- **2.** No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to Vss, or left open.
- 3. Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to Vss, or left open.

Pin Arrangement

144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x18]

Notes **1.** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.

- **2.** No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to Vss, or left open.
- 3. Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to Vss, or left open.

Pin Arrangement

144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x36]

Notes **1.** Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.

indicates active LOW signal.

Pin Description

 $(1/2)$

Block Diagram

Contents

1. Electrical Characteristics

Absolute Maximum Ratings

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions

 $0^{\circ}C \leq T_{C} \leq 95^{\circ}C$; 1.7 V \leq V_{DD} \leq 1.9 V, unless otherwise noted.

Notes 1. All voltage referenced to Vss (GND).

- **2.** During normal operation, V_{DD}Q must not exceed V_{DD}.
- **3.** V_{DD}Q can be set to a nominal 1.5 V \pm 0.1 V or 1.8 V \pm 0.1 V supply.
- **4.** Typically the value of VREF is expect to be $0.5 \times$ VDDQ of the transmitting device. VREF is expected to track variations in V_{DD}Q.
- **5.** Peak-to-peak AC noise on VREF must not exceed \pm 2% VREF(DC).
- **6.** V_{TT} is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.

DC Characteristics

0°C ≤ Tc ≤ 95°C; 1.7 V ≤ V_{DD} ≤ 1.9 V, unless otherwise noted

Note 1. Outputs are impedance-controlled. $| \text{I}_{OH} | = (V_{DD}Q/2)/(RQ/5)$ for values of 125 $\Omega \leq RQ \leq 300 \Omega$.

- 2. Outputs are impedance-controlled. Io_L = (V_{DD}Q/2)/(RQ/5) for values of 125 $\Omega \leq RQ \leq 300 \Omega$.
- 3. Ioh and IoL are defined as absolute values and are measured at $V_{DD}Q/2$. Ioh flows from the device, IoL flows into the device.
- 4. If MRS bit A8 is 0, use $RQ = 250 \Omega$ in the equation in lieu of presence of an external impedance matched resistor.

Capacitance (TA = 25 °**C, f = 1MHz)**

Remark These parameters are periodically sampled and not 100% tested. Capacitance is not tested on ZQ pin.

Recommended AC Operating Conditions

 $0^{\circ}C \leq TC \leq 95^{\circ}C$; 1.7 V $\leq V_{DD} \leq 1.9$ V, unless otherwise noted

Note 1. Overshoot: $V_{\text{IH (AC)}} \leq V_{\text{DD}}O + 0.7 \text{ V}$ for $t \leq t_{\text{CK}}/2$

Undershoot: $V_{\text{IL(AC)}} \ge -0.5 \text{ V}$ for $t \le \text{tcK}/2$

Control input signals may not have pulse widths less than t_{CKH} (MIN.) or operate at cycle rates less than t_{CK} (MIN.).

DC Characteristics

I_{DD} / I_{SB} Operating Conditions

- **Remarks 1.** IDD specifications are tested after the device is properly initialized. 0°C \leq Tc \leq 95°C; 1.7 V \leq V_{DD} \leq 1.9 V, 2.38 V \leq VEXT \leq 2.63 V, 1.4 V \leq V_{DD}Q \leq V_{DD}, VREF = V_{DD}Q/2
	- 2. $t_{CK} = t_{DK} = MIN_{A, t_{RC}} = MIN_{B, t_{RC}}$
	- **3.** Input slew rate is specified in **Recommended DC Operating Conditions** and **Recommended AC Operating Conditions**.
	- 4. IDD parameters are specified with ODT disabled.
	- **5.** Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycles (twice per clock).
	- **6.** Continuous address is defined as half the address signals between HIGH and LOW every clock cycles (once per clock).
	- **7.** Sequential bank access is defined as the bank address incrementing by one ever t_{RC}.
	- **8.** Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL=4 this is every other clock.
	- **9.** CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than per clock cycle.

AC Characteristics

AC Test Conditions

Input waveform

Output waveform

 Output load condition

AC Characteristics <Read and Write Cycle>

Notes 1. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

- **2.** Frequency drift is not allowed.
- **3.** to x_0 is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18. tokol is referenced to DQ18–DQ35 in x36 and DQ9–DQ17 in x18.
- **4.** toko takes into account the skew between any QKx and any DQ.

5. toko, tokox are guaranteed by design.

Remark All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with VREF of the command, address, and data signals.

Figure 1-1. Clock / Input Data Clock Command / Address Timings

Temperature and Thermal Impedance

Temperature Limits

Notes 1. Temperatures greater than 110°C may cause permanent damage to the device. This is a stress rating only and functional operation of the device at or above this is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability of the part.

- **2.** Junction temperature depends upon cycle time, loading, ambient temperature, and airflow.
- **3.** MAX operating case temperature; Tc is measured in the center of the package. Device functionality is not guaranteed if the device exceeds maximum Tc during operation.

Thermal Impedance

2. Operation

2.1 Command Operation

According to the functional signal description, the following command sequences are possible. All input states or sequences not shown are illegal or reserved. All command and address inputs must meet setup and hold times around the rising edge of CK.

Table 2-1. Address Widths at Different Burst Lengths

Table 2-2. Command Table

Notes $1. n = 20.$

2. Only A0–A17 are used for the MRS command.

3. See **Table 2-1.**

Remark $X =$ "Don't Care", $H =$ logic HIGH, $L =$ logic LOW, $A =$ valid address, $BA =$ valid bank address

2.2 Description of Commands

DESEL / NOP Note1

The NOP command is used to perform a no operation to the μ PD48288209/18/36A, which essentially deselects the chip. Use the NOP command to prevent unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. Output values depend on command history.

MRS

The mode register is set via the address inputs A0-A17. See Figure 2-5. Mode Register Bit Map for further information. The MRS command can only be issued when all banks are idle and no bursts are in progress.

READ

The READ command is used to initiate a burst read access to a bank. The value on the BA0–BA2 inputs selects the bank, and the address provided on inputs A0-A20 selects the data location within the bank.

WRITE

The WRITE command is used to initiate a burst write access to a bank. The value on the BA0–BA2 inputs selects the bank, and the address provided on inputs A0–A20 selects the data location within the bank. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If the DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored (i.e., this part of the data word will not be written).

AREF

The AREF is used during normal operation of the μ PD48288209/18/36A to refresh the memory content of a bank. The command is non-persistent, so it must be issued each time a refresh is required. The value on the BA0–BA2 inputs selects the bank. The refresh address is generated by an internal refresh controller, effectively making each address bit a "Don't Care" during the AREF command. The μPD48288209/18/36A requires 64K cycles at an average periodic interval of 0.49 μ s ^{Note2} (MAX.). To improve efficiency, eight AREF commands (one for each bank) can be posted to μ PD48288209/18/36A at periodic intervals of 3.9 μ s ^{Note3}.

Within a period of 32 ms, the entire memory must be refreshed. The delay between the AREF command and a subsequent command to same bank must be at least t_{RC} as continuous refresh. Other refresh strategies, such as burst refresh, are also possible.

Notes 1. When the chip is deselected, internal NOP commands are generated and no commands are accepted.

- **2.** Actual refresh is 32 ms / 8k / 8 = 0.488 μ s.
- **3.** Actual refresh is $32 \text{ ms} / 8k = 3.90 \mu\text{s}$.

2.3 Initialization

The μ PD48288209/18/36A must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operations or permanent damage to the device. The following sequence is used for Power-Up:

1. Apply power (VEXT, VDD, VDDQ, VREF, VTT) and start clock as soon as the supply voltages are stable. Apply VDD and VEXT before or at the same time as VDDQ. Apply VDDQ before or at the same time as VREF and VTT. Although there is no timing relation between V_{EXT} and V_{DD} , the chip starts the power-up sequence only after both voltages are at their nominal levels. VDDQ supply must not be applied before VDD supply. CK/CK# must meet VID(DC) prior to being applied. Maintain all remaining balls in NOP conditions.

Note No rule of apply power sequence is the design target.

- **2.** Maintain stable conditions for 200 μ s (MIN.).
- **3.** Issue at least three or more consecutive MRS commands: two dummies or more plus one valid MRS. It is recommended that all address pins are held LOW during the dummy MRS commands.
- **4.** tMRSC after valid MRS, an AUTO REFRESH command to all 8 banks must be issued and wait for 15 μs with CK/CK# toggling in order to lock the PLL prior to normal operation.
- **5.** After t_{RC}, the chip is ready for normal operation.

2.4 Power-On Sequence

Notes 1. Recommended all address pins held LOW during dummy MRS commands.

2. A10-A17 must be LOW.

Remark MRS : MRS command

RFp : REFRESH bank p

AC : Any command

2.5 Programmable Impedance Output Buffer

The μ PD48288209/18/36A is equipped with programmable impedance output buffers. This allows a user to match the driver impedance to the system. To adjust the impedance, an external precision resistor (RQ) is connected between the ZQ ball and Vss. The value of the resistor must be five times the desired impedance. For example, a 300 Ω resistor is required for an output impedance of 60 Ω . To ensure that output impedance is one fifth the value of RQ (within 15 percent), the range of RQ is 125 Ω to 300 Ω . Output impedance updates may be required because, over time, variations may occur in supply voltage and temperature. The device samples the value of RQ. An impedance update is transparent to the system and does not affect device operation. All data sheet timing and current specifications are met during an update.

2.6 PLL Reset

The μ PD48288209/18/36A utilizes internal Phase-locked loops for maximum output, data valid windows. It can be placed into a stopped-clock state to minimize power with a modest restart time of 15 μ s. The clock (CK/CK#) must be toggled for 15 μ s in order to stabilize PLL circuits for next READ operation.

2.7 Clock Input

Figure 2-2. Clock Input

Notes 1. DKx and DKx# have the same requirements as CK and CK#.

- 2. All voltages referenced to Vss.
- **3.** Tests for AC timing, IDD and electrical AC and DC characteristics may be conducted at normal reference/supply voltage levels; but the related specifications and device operations are tested for the full voltage range specified.
- **4.** AC timing and IDD tests may use a V_{IL} to V_{IH} swing of up to 1.5 V in the test environment, but input timing is still referenced to VREF (or the crossing point for CK/CK#), and parameters specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is $2V$ /ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$.
- **5.** The AC and DC input level specifications are as defined in the HSTL Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above[below] the DC input LOW[HIGH] level).
- **6.** The CK/CK# input reference level (for timing referenced to $CK/CK#$) is the point at which CK and CK# cross. The input reference level for signal other than $CK/CK#$ is V_{REF} .
- **7.** CK and CK# input slew rate must be \geq 2V/ns (\geq 4V/ns if measured differentially).
- **8.** V_{ID} is the magnitude of the difference between the input level on CK and input level on CK#.
- **9.** The value of V_{IX} is expected to equal $V_{DD}Q/2$ of the transmitting device and must track variations in the DC level of the same.
- **10.**CK and CK# must cross within the region.
- **11.CK** and CK# must meet at least $V_{ID(DC)}$ (MIN.) when static and centered around $V_{DD}Q/2$.
- **12.**Minimum peak-to-peak swing.

2.8 Mode Register Set Command (MRS)

The mode register stores the data for controlling the operating modes of the memory. It programs the μ PD48288209/18/36A configuration, burst length, and I/O options. During a MRS command, the address inputs A0– A17 are sampled and stored in the mode register. tMRSC must be met before any command can be issued to the µPD48288209/18/36A. The mode register may be set at any time during device operation. However, any pending operations are not guaranteed to successfully complete, and all memory cell data are not guaranteed.

Since MRS is used for internal test mode entry, bits A10–A17 must be set to all "0" at the MRS setting.

Figure 2-3. Mode Register Set Timing

Remark MRS: MRS command

AC : any command

Remark COD: code to be loaded into the register.

Figure 2-5. Mode Register Bit Map

Notes 1. Bits A10–A17 must be set to all '0'. A18-An are "Don't Care".

- **2.** BL=8 is not available for configuration 1 and 4.
- **3.** ±30% temperature variation.
- **4.** Within 15%.

2.9 Read & Write configuration (Non Multiplexed Address Mode)

Table 2-4 shows, for different operating frequencies, the different *uPD48288209/18/36A* configurations that can be programmed into the mode register. The READ and WRITE latency (t_{RL} and tw_L) values along with the row cycle times (t_{RC}) are shown in clock cycles as well as in nanoseconds.

Table 2-4. Configuration Table

Notes 1. Apply to the entire table. t $\kappa c < 20$ ns in any configuration only available with $-E24$ and $-E18$ speed grades.

- **2.** BL= 8 is not available.
- **3.** The minimum tkc is typically 3 cycles, except in the case of a WRITE followed by a READ to the same bank. In this instance the minimum t κ is 4 cycles.

2.10 Write Operation (WRITE)

Write accesses are initiated with a WRITE command, as shown in **Figure 2-6**. Row and bank addresses are provided together with the WRITE command. During WRITE commands, data will be registered at both edges of DK according to the programmed burst length (BL). A WRITE latency (WL) one cycle longer than the programmed READ latency $(RL + 1)$ is present, with the first valid data registered at the first rising DK edge WL cycles after the WRITE command.

Any WRITE burst may be followed by a subsequent READ command. **Figure 2-10. WRITE Followed By READ: BL=2, RL=4, WL=5, Configuration 1** and **Figure 2-11. WRITE Followed By READ: BL=4, RL=4, WL=5, Configuration 1** illustrate the timing requirements for a WRITE followed by a READ for bursts of two and four, respectively.

Setup and hold times for incoming input data relative to the DK edges are specified as tos and toh. The input data is masked if the corresponding DM signal is HIGH. The setup and hold times for data mask are also tos and toh.

Figure 2-6. WRITE Command

Figure 2-9. WRITE Burst Basic Sequence: BL=4, RL=4, WL=5, Configuration 1

2. Any free bank may be used in any given command. The sequence shown is only one example of a bank sequence.

Figure 2-10. WRITE Followed By READ: BL=2, RL=4, WL=5, Configuration 1

Figure 2-11. WRITE Followed By READ: BL=4, RL=4, WL=5, Configuration 1

RD : READ command A/BAp : Address A of bank p
WL : WRITE latency WL : WRITE latency
RL : READ latency RL : READ latency
Dpq : Data q to bank : Data q to bank p Qpq : Data q from bank p

2.11 Read Operation (READ)

Read accesses are initiated with a READ command, as shown in **Figure 2-12.** Row and bank addresses are provided with the READ command.

During READ bursts, the memory device drives the read data edge-aligned with the QK signal. After a programmable READ latency, data is available at the outputs. The data valid signal indicates that valid data will be present in the next half clock cycle.

The skew between QK and the crossing point of CK is specified as t $\csc x$, $\csc x$ is the skew between QK0 and the last valid data edge considered the data generated at the DQ0-DQ17 in x36 and DQ0-DQ8 in x18 data signals. to ko is the skew between QK1 and the last valid data edge considered the data generated at the DQ18–DQ35 in x36 and DQ9– DQ17 in x18 data signals. to k_{Qx} is derived at each QKx clock edge and is not cumulative over time.

After completion of a burst, assuming no other commands have been initiated, DQ will go High-Z. Back-to-back READ commands are possible, producing a continuous flow of output data.

Minimum READ data valid window can be expressed as MIN.(t_{QKL} , t_{QKL}) – 2 x MAX.(t_{QKQx})

Any READ burst may be followed by a subsequent WRITE command. **Figure 2-16. READ followed by WRITE, BL=2, RL=4, WL=5, Configuration 1** and **Figure 2-17. READ followed by WRITE, BL=4, RL=4, WL=5, Configuration 1** illustrate the timing requirements for a READ followed by a WRITE.

Figure 2-12. READ Command

BA : Bank address

Note 1. Minimum READ data valid window can be expressed as MIN.(t QKL) – 2 x MAX.(t QKL) tCKH and tCKL are recommended to have 50% / 50% duty.

- **Remarks 1.** t_{QKQ0} is referenced to DQ0–DQ17 in x36 and DQ0–DQ8 in x18. tokol is referenced to DQ18-DQ35 in x36 and DQ9-DQ17 in x18.
	- **2.** t_{QKQ} takes into account the skew between any QKx and any DQ.
	- 3. tckQK is specified as CK rising edge to QK rising edge.

Remark WR : WRITE command

- A/BAp : Address A of bank p
- WL : WRITE latency
- RL : READ latency
- Dpq : Data q to bank p
- Qpq : Data q from bank p

2.12 Refresh Operation: AUTO REFRESH Command (AREF)

AREF is used to perform a REFRESH cycle on one row in a specific bank. The row addresses are generated by an internal refresh counter; external address balls are "Don't Care." The delay between the AREF command and a subsequent command to the same bank must be at least trc.

Within a period of 32 ms (treef), the entire memory must be refreshed. **Figure 2-19** illustrates an example of a continuous refresh sequence. Other refresh strategies, such as burst refresh, are also possible.

CK# CK WE# REF# CS# ADDRESS BANK **ADDRESS** $\mathbb Z$ Don't care

Figure 2-18. AUTO REFRESH Command

Figure 2-19. AUTO REFRESH Cycle

- **Remarks** 1. ACx : Any command on bank x
	- ARFx : Auto refresh bank x
	- ACy : Any command on different bank.
	- 2. t_{RC} is configuration-dependent. Refer to **Table 2-4. Configuration Table**.

2.13 On-Die Termination

On-die termination (ODT) is enabled by setting A9 to "1" during an MRS command. With ODT on, all the DQs and DM are terminated to V_{TT} with a resistance R_{TT}. The command, address, and clock signals are not terminated. **Figure 2-20** below shows the equivalent circuit of a DQ receiver with ODT. ODTs are dynamically switched off during READ commands and are designed to be off prior to the μ PD48288209/18/36A driving the bus. Similarly, ODTs are designed to switch on after the μ PD48288209/18/36A has issued the last piece of data.

Table 2-5. On-Die Termination DC Parameters

Notes 1. All voltages referenced to Vss (GND).

- **2.** V_{TT} is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
- **3.** The R_{TT} value is measured at 95^oC T_C.

Qpq : Data q from bank p

Figure 2-25. WRITE followed by READ with ODT: BL=2, Configuration 1

2.14 Operation with Multiplexed Address

In multiplexed address mode, the address can be provided to the μ PD48288209/18/36A in two parts that are latched into the memory with two consecutive rising clock edges. This provides the advantage that a maximum of 11 address balls are required to control the μ PD48288209/18/36A, reducing the number of balls on the controller side. The data bus efficiency in continuous burst mode is not affected for BL=4 and BL=8 since at least two clocks are required to read the data out of the memory. The bank addresses are delivered to the μ PD48288209/18/36A at the same time as the WRITE command and the first address part, Ax.

This option is available by setting bit A5 to "1" in the mode register. Once this bit is set, the READ, WRITE, and MRS commands follow the format described in **Figure 2-26**. See **Figure 2-28. Power-Up Sequence in Multiplexed Address Mode** for the power-up sequence.

Figure 2-26. Command Description in Multiplexed

Remarks 1. Ax, Ay : Address

BA : Bank Address

2. The minimum setup and hold times of the two address parts are defined tas and tAH.

Figure 2-27. Mode Register Set Command in Multiplexed Address Mode

Notes 1. Bits A10–A17 must be set to all '0'.

- **2.** BL=8 is not available for configuration 1 and 4.
- **3.** ±30% temperature variation.
- **4.** Within 15%.
- **Remark** The address A0, A3, A4, A5, A8, and A9 must be set as follows in order to activate the mode register in the multiplexed address mode.

Figure 2-28. Power-Up Sequence in Multiplexed Address Mode

Notes 1. Recommended all address pins held LOW during dummy MRS command.

- **2.** A10-A17 must be LOW.
- **3.** Address A5 must be set HIGH (muxed address mode setting when μ PD48288209/18/36A is in normal mode of operation).
- **4.** Address A5 must be set HIGH (muxed address mode setting when μ PD48288209/18/36A is already in muxed address mode).

Remark MRS : MRS command RFp : REFRESH Bank p

AC : any command

Address Mapping in Multiplexed Mode

The address mapping is described in **Table 2-6** as a function of data width and burst length.

Data	Burst	Ball	Address										
Width	Length		A ₀	A3	A4	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
x36	$BL = 2$	Ax	A ₀	A ₃	A4	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A ₆	A7	X	A11	A12	A16	A15
	$BL = 4$	Ax	A ₀	A ₃	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	X
		Ay	X	A1	A2	X	A ₆	A7	\times	A11	A12	A16	A15
x18	$BL = 2$	Ax	A ₀	A3	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	X	A ₁	A2	X	A ₆	A7	A19	A11	A12	A16	A15
	$BL = 4$	Ax	A ₀	A3	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A ₆	A7	\times	A11	A12	A16	A15
	$BL = 8$	Ax	A ₀	A3	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	\times
		Ay	X	A1	A2	X	A ₆	A7	X	A11	A12	A16	A15
x9	$BL = 2$	Ax	A ₀	A ₃	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	A20	A1	A2	X	A ₆	A7	A19	A11	A12	A16	A15
	$BL = 4$	Ax	A ₀	A3	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	X	A ₁	A2	X	A ₆	A7	A19	A11	A12	A16	A15
	$BL = 8$	Ax	A ₀	A ₃	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A ₆	A7	Χ	A11	A12	A16	A15

Table 2-6. Address Mapping in Multiplexed Address Mode

Remark X means "Don't care".

2.15 Read & Write configuration in Multiplexed Address Mode

In multiplexed address mode, the READ and WRITE latencies are increased by one clock cycle. The µPD48288209/18/36A cycle time remains the same, as described in **Table 2-7**.

Parameter	Configuration								
	Note ₂			Note2, 3					
t _{RC}	4				э	tck			
trl	5				6	tck			
twL	6		10	5		tck			
Valid frequency range	266-175	400-175	533-175	200-175	333-175	MHz			

Table 2-7. Configuration in Multiplexed Address Mode

Notes 1. Apply to the entire table. t $\kappa c < 20$ ns in any configuration is only available with $-E24$ and $-E18$ speed grades. **2.** BL = 8 is not available.

3. The minimum tkc is typically 3 cycles, except in the case of a WRITE followed by a READ to the same bank. In this instance the minimum t κ c is 4 cycles.

2.16 Refresh Command in Multiplexed Address Mode

Similar to other commands, the refresh command is executed on the next rising clock edge when in the multiplexed address mode. However, since only bank address is required for AREF, the next command can be applied on the following clock. The operation of the AREF command and any other command is represented in **Figure 2-29**.

- AC : Any command
- Ax : First part Ax of address
- Ay : Second part Ay of address
- BAp : Bank p is chosen so that t κc is met.

Figure 2-30. WRITE Burst Basic Sequence: BL=4, with Multiplexed Addresses, Configuration 1

Figure 2-31. READ Burst Basic Sequence: BL=4, with Multiplexed Addresses, Configuration 1, RL=5

2.17 Input Slew Rate Derating

Table 2-8 on page 40 and **Table 2-9** on page 41 define the address, command, and data setup and hold derating values. These values are added to the default tAS/tCS/tDS and tAH/tCH/tDH specifications when the slew rate of any of these input signals is less than the 2 V/ns the nominal setup and hold specifications are based upon.

To determine the setup and hold time needed for a given slew rate, add the tAS/tCS default specification to the ìtAS/tCS VREF to CK/CK# Crossingî and the tAH/tCH default specification to the ìtAH/tCH CK/CK# Crossing to VREFî derated values on **Table 2-8**. The derated data setup and hold values can be determined in a like manner using the ìtDS VREF to CK/CK# Crossingî and ìtDH to CK/CK# Crossing to VREFî values on **Table 2-9**. The derating values on **Table 2-8** and **Table 2-9** apply to all speed grades.

The setup times on **Table 2-8** and **Table 2-9** represent a rising signal. In this case, the time from which the rising signal crosses VIH(AC) MIN to the CK/CK# cross point is static and must be maintained across all slew rates. The derated setup timing represents the point at which the rising signal crosses VREF(DC) to the CK/CK# cross point. This derated valueis calculated by determining the time needed to maintain the given slew rate and the delta between $V_{\text{IH(AC)}}$ MIN and the CK/CK# cross point. The setup values in **Table 2-8** and **Table 2-9** are also valid for falling signals (with respect to VIL[AC] MAX and the CK/CK# cross point).

The hold times in **Table 2-8** and **Table 2-9** represent falling signals. In this case, the time from the CK/CK# cross point to when the signal crosses $V_{IH(DC)}$ MIN is static and must be maintained across all slew rates. The derated hold timing represents the delta between the CK/CK# cross point to when the falling signal crosses $V_{REF(DC)}$. This derated value is calculated by determining the time needed to maintain the given slew rate and the delta between the CK/CK# cross point and $V_{H(DC)}$. The hold values in **Table 2-8** and **Table 2-9** are also valid for rising signals (with respect to $V_{IL[DC]}$ MAX and the CK and CK# cross point).

Note: The above descriptions also pertain to data setup and hold derating when CK/CK# are replaced with DK/DK#.

Table 2-8. Address and Command Setup and Hold Derating Values

Table 2-9. Data Setup and Hold Derating Values

3. JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the POWER-UP.

Note 1. All voltages referenced to Vss (GND).

2. Overshoot: $V_{\text{IH}}(AC) \leq V_{\text{DD}} + 0.7 \text{ V}$ for $t \leq t_{CK}/2$.

Undershoot: $V_{\text{IL(AC)}}$ ≥ −0.5 V for t ≤ tck/2.

During normal operation, VDDQ must not exceed VDD.

JTAG AC Test Conditions

Input waveform

Output waveform

Output load condition

Table 3-3. JTAG AC Characteristics (0°C ≤ **T^C** ≤ **95°C)**

Note 1. tcsJ and tcHJ refer to the setup and hold time requirements of latching data from the boundary scan register.

JTAG Timing Diagram

Table 3-4. Scan Register Definition (1)

Table 3-5. Scan Register Definition (2)

Table 3-6. ID Register Definition

Table 3-7. SCAN Exit Order

Note Any unused balls that are in the order will read as a logic "0".

JTAG Instructions

Many different instructions (2^8) are possible with the 8-bit instruction register. All used combinations are listed in **Table 3-8**, Instruction Codes. These six instructions are described in detail below. The remaining instructions are reserved and should not be used.

The TAP controller used in this RAM is fully compliant to the 1149.1 convention. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

Table 3-8

TAP Controller State Diagram

4. Package Dimensions

Detail of Apa rt

2222222222222222

144-PIN TAPE FBGA (μBGA) (18.5x11)

(UNIT:mm)

P144FF-80-DW1

5. Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

Types of Surface Mount Devices

Quality Grade

- A quality grade of the products is "Standard".
- Anti-radioactive design is not implemented in the products.
- ï Semiconductor devices have the possibility of unexpected defects by affection of cosmic ray that reach to the ground and so forth.

Revision History µ**PD48288209A,** µ**PD48288218A,** µ**PD48288236A**

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the se of these circuits, software, or information
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the ise of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Elec The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; n
- personal electronic equipment; and industrial robots. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certa ons under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130 **Renesas Electronics Canada Limited** 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 **Renesas Electronics Europe Limited**
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900 **Renesas Electronics Europe GmbH** Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327 **Renesas Electronics (China) Co., Ltd.**
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 **Renesas Electronics (Shanghai) Co., Ltd.**
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898 **Renesas Electronics Hong Kong Limited**
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044 **Renesas Electronics Taiwan Co., Ltd.**
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 **Renesas Electronics Singapore Pte. Ltd.**
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001 **Renesas Electronics Malaysia Sdn.Bhd.**
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 **Renesas Electronics Korea Co., Ltd.**
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141