

Revision History AS4C2M32D1A - 144 ball FBGA PACKAGE

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice

Features

- \bullet Fast clock rate: 200 MHz
- Differential Clock CK & \overline{CK}
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- \bullet Internal pipeline architecture
- Four internal banks, 512K x 32-bit for each bank
- Programmable Mode and Extended Mode registers
	- CAS Latency: 2, 2.5, 3
	- Burst length: 2, 4, 8
	- Burst Type: Sequential & Interleaved
- Individual byte write mask control
- \bullet DM Write Latency = 0
- Auto Refresh and Self Refresh
- \cdot 4096 refresh cycles / 64ms
- Precharge & active power down
- Operating Temperature:
	- Commercial ($0 \sim 70$ °C)
	- Industrial (-40 \sim 85 °C)
- Power supplies: $VDD & VDDQ = 2.5V \pm 0.2V$
- Interface: SSTL 2 I/O Interface
- \bullet 144-ball 12 x 12 x 1.4mm FBGA package
	- Pb and Halogen Free

Overview

The 64Mb DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 64 Mbits. It is internally configured as a quad 512K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK).

Data outputs occur at both rising edges of CK and \overline{CK} . Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The device provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, 64Mb DDR features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth; result in a device particularly well suited to high performance main memory and graphics applications.

Table 1. Ordering Information

Figure 1. Ball Assignment (Top View)

Table 2. Ball Assignment by Name (FBGA 144Ball)

Figure 2. Block Diagram

Ball Descriptions

Table 3. Ball Details

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Table 4. Truth Table (Note (1), (2))

Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level

2. CKEn signal is input level when commands are provided.

CKEn-1 signal is input level one clock cycle before the commands are provided.

3. These are states of bank designated by BA signal.

4. Device state is 2, 4, and 8 burst operation.

5. Power Down Mode can not enter in the burst operation.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} . \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A10 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future

compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future

versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.

Table 5. Mode Register Bitmap

* Note: RFU (Reserved for future use) must be set to "0" during MRS cycle.

Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8. **Table 6. Burst Length**

Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 7. Addressing Mode

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 8. Burst Address ordering

\cdot CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \leq CAS$ Latency X t_{CK}

Table 9. CAS Latency

\cdot Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 10. Test Mode

¥ (BA0, BA1)

Table 11. MRS/EMRS

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The Extended Mode Register is written by asserting Low on CS, RAS, CAS, WE, BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of A0 \sim A10 and BA1 are written in the mode register in the same cycle as \overline{CS} , RAS, CAS, and WE going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 is used for setting driver strength. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 12. Extended Mode Register Bitmap

Table 13. Absolute Maximum Rating

Note: Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.

Table 14. Recommended D.C. Operating Conditions (V_{DD} = 2.5V \pm **0.2V, TA = -40~85 °C)**

Note: All voltages are referenced to Vss.

Table 15. Capacitance (V_{DD} = 2.5V, $f = 1$ MHz, $T_A = 25$ °C)

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Table 16. D.C. Characteristics $(V_{DD} = 2.5V \pm 0.2V, T_A = -40-85 °C)$

Table 17. Electrical Characteristics and Recommended A.C.Operating Condition

 $(V_{DD} = 2.5V \pm 0.2V, T_A = -40-85 °C)$

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Table 18. Recommended A.C. Operating Conditions $(V_{DD} = 2.5V \pm 0.2V, T_A = -40-85 °C)$

Note:

- 1) Enables on-chip refresh and address counters.
- 2) Min(tc_L , tc_H) refers to the smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) thz and tLz transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t_{DQSS}.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address and CK & \overline{CK} slew rate \geq 1.0V/ns.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 11
- 9) A.C. Test Conditions

Table 19. SSTL _2 Interface

10) Figure 2 represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers use IBIS or other simulation tools to correlate the timing reference load to a system environment is suggested.

Figure 3. SSTL_2 A.C. Test Load

11) **Power up Sequence**

Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and VREF when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

Timing Waveforms

Figure 4. Activating a Specific Row in a Specific Bank

RA=Row Address BA=Bank Address

Figure 5. tRCD and tRRD Definition

Figure 6. READ Command

CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge

Figure 7. Read Burst Required CAS Latencies (CL=2)

DO n=Data Out from column n Burst Length=4 3 subsequent elements of Data Out appear in the programmed order following DO n

Read Burst Required CAS Latencies (CL=3)

Figure 8. Consecutive Read Bursts Required CAS Latencies (CL=2)

DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Consecutive Read Bursts Required CAS Latencies (CL=2.5)

DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Consecutive Read Bursts Required CAS Latencies (CL=3)

DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Figure 9. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)

Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)

Non-Consecutive Read Bursts Required CAS Latencies (CL=3)

Don't Care

DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks

Random Read Accesses Required CAS Latencies (CL=2.5)

DO n, etc. =Data Out from column n, etc. n' , etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks

Random Read Accesses Required CAS Latencies (CL=3)

DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks

DO n = Data Out from column n Cases shown are bursts of 8 terminated after 4 data elements 3 subsequent elements of Data Out appear in the programmed order following DO n

Don't Care

Terminating a Read Burst Required CAS Latencies (CL=2.5)

Don't Care

Terminating a Read Burst Required CAS Latencies (CL=3)

DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n

Figure 12. Read to Write Required CAS Latencies (CL=2)

DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order

Read to Write Required CAS Latencies (CL=2.5)

DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order

Read to Write Required CAS Latencies (CL=3)

DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n

Data in elements are applied following DI o in the programmed order

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n Precharge may be applied at (BL/2) tCK after the READ command Note that Precharge may not be issued before tRAS ns after the ACTIVE

command for applicable banks The Active command may be applied if tRC has been met

DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met

Read to Precharge Required CAS Latencies (CL=3)

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met

Figure 14. Write Command

CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge

Figure 15. Write Max DQSS

3 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

Figure 16. Write Min DQSS

DI n = Data In for column n 3 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 4 is shown A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

DI n = Data In for column n

3 subsequent elements of Data are applied in the programmed order following DI n A non-interrupted burst of 4 is shown A10 is LOW with the WRITE command (AUTO PRECHARGE disabled) DM=DM0 ~ DM3

Figure 18. Write to Write Max tDQSS

DI n , etc. = Data In for column n,etc. 3 subsequent elements of Data In are applied in the programmed order following DI n Non-interrupted bursts of 4 are shown DM= DM0 ~ DM3 3 subsequent elements of Data In are applied in the programmed order following DI o

Figure 19. Write to Write Max tDQSS, Non Consecutive

DI n, etc. = Data In for column n, etc.

3 subsequent elements of Data In are applied in the programmed order following DI n Non-interrupted bursts of 4 are shown DM= DM0 ~ DM3 3 subsequent elements of Data In are applied in the programmed order following DI o

Figure 20. Random Write Cycles Max tDQSS

DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown

If burst of 4 or 8, the burst would be truncated

DM= DM0 ~ DM3 Each WRITE command may be to any bank and may be to the same or different devices

Figure 21. Write to Read Max tDQSS Non Interrupting

DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

DM= DM0 ~ DM3 The READ and WRITE commands are to the same devices but not necessarily to the same bank

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Figure 22. Write to Read Max tDQSS Interrupting

DI n, etc. = Data In for column n, etc. 1 subsequent elements of Data In are applied in the programmed order following DI n tWTR is referenced from the first positive CK edge after the last Data In Pair DM= DM0 ~ DM3 An interrupted burst of 8 is shown, 2 data elements are written A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) The READ and WRITE commands are to the same devices but not necessarily to the same bank

Figure 23. Write to Read Max tDQSS, ODD Number of Data, Interrupting

DI n = Data In for column n

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element) An interrupted burst of 8 is shown, 1 data elements are written

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

DM= DM0 ~ DM3 The READ and WRITE commands are to the same devices but not necessarily to the same bank

Figure 24. Write to Precharge Max tDQSS, NON- Interrupting

DI n = Data In for column n

1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair DM= DM0 ~ DM3 A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Figure 25. Write to Precharge Max tDQSS, Interrupting

DI n = Data In for column n

tWR is referenced from the first positive CK edge after the last Data In Pair DM= DM0 ~ DM3 An interrupted burst of 4 or 8 is shown, 2 data elements are written A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) *1 = can be don't care for programmed burst length of 4 *2 = for programmed burst length of 4, DQS becomes don't care at this point

Figure 26. Write to Precharge Max tDQSS ODD Number of Data Interrupting

DI n = Data In for column n

tWR is referenced from the first positive CK edge after the last Data In Pair DM= DM0 ~ DM3 An interrupted burst of 4 or 8 is shown, 1 data element is written A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) *1 = can be don't care for programmed burst length of 4 *2 = for programmed burst length of 4, DQS becomes don't care at this point

Figure 27. Precharge Command

Figure 28. Power-Down

Figure 29. Clock Frequency Change in Precharge

Figure 30. Data input (Write) Timing

Don't Care 3 subsequent elements of Data In are applied in the programmed order following DI n

Figure 31. Data Output (Read) Timing

Burst Length = 4 in the case shown

Figure 32. Initialize and Mode Register Sets

***=VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up. ** = tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.**

Don't Care

Figure 33. Power Down Mode

No column accesses are allowed to be in progress at the time Power-Down is entered *=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.

Figure 34. Auto Refresh Mode

*** =** ň **Don't Care**'n **, if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks) PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC DM, DQ and DQS signals are all "** Don't Care" /High-Z for operations shown

Figure 35. Self Refresh Mode

*** = Device must be in the** ň **All banks idle**'n **state prior to entering Self Refresh mode ** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.**

CK CK A0-A9 NOP \mathbf{t}_{IS} $\vert \mathbf{t}_{\mathrm{IH}}$ **PRE NOP NOP VALID VALID VALID** \mathbf{t}_{IS} \mathbf{t}_{IH} **CKE DM DQS NOP READ** \mathbf{t}_{IS} \mathbf{t}_{IH} **DQ** $CL=3$ **t**_{RP} **ACT X NOP X NOP NOP NOP Col n** t_{IS} t_{IH} **RA ALL BANKS ONE BANKS Bank X** t_{IS} t_{IH} **DI *Bank X Bank X tRPRE** $\begin{matrix} t_{\text{DQSCK}} \\ \text{min} \end{matrix}$ $\begin{matrix} t_{\text{RPST}} \end{matrix}$ **tLZ min** $\begin{bmatrix} t_{\text{LZ}} \\ \text{min} \end{bmatrix}$ $\begin{bmatrix} t_{\text{AC}} \\ \text{min} \end{bmatrix}$ $\frac{t_{AC}}{min}$ **DQS DQ tRPRE tRPST tLZ max tLZ max max tDQSCK tHZ max** t **IH DO n = Data Out from column n Burst Length = 4 in the case shown 3 subsequent elements of Data Out are provided in the programmed order following DO n DIS AP = Disable Autoprecharge * =**ň **Don't Care**'n **, if A10 is HIGH at this point DO n DO n COMMAND A10 BA0,BA1** t_{AC} ^{*t*}**max Case 1: tAC/tDQSCK=min Case 2: tAC/tDQSCK=max RA**

Figure 36. Read without Auto Precharge

 t_{CK} **tcH**

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH NOP commands are shown for ease of illustration; other commands may be valid at these times Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Figure 37. Read with Auto Precharge

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until tRAP has been satisfied. Support Fast Autoprecharge , tRAP = tRCD, But it still needs tRC to next ACT.

Figure 38. Bank Read Access

Note that tRCD > tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)

Figure 39. Write without Auto Precharge

Figure 40. Write with Auto Precharge

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the + 25% window of the corresponding positive clock edge

Figure 41. Bank Write Access

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Figure 42. Write DM Operation

DIS AP = Disable Autoprecharge

***=**'n **Don't Care**'n **, if A10 is HIGH at this point**

window of the corresponding positive clock edge

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm 25\%$

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Don't Care

PART NUMBERING SYSTEM

Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.