

**CY28442-2**

# Clock Generator for Intel Alviso Chipset

#### **Features**

- **ï Compliant to Intel CK410M**
- **ï Supports Intel Pentium-M CPU**
- **ï Selectable CPU frequencies**
- **ï Differential CPU clock pairs**
- **ï 100-MHz differential SRC clocks**
- **ï 96-MHz differential dot clock**
- **ï 48-MHz USB clocks**
- **ï SRC clocks independently stoppable through CLKREQ#[A:B]**
- **ï 96-/100-MHz Spreadable differential clock.**
- **ï 33-MHz PCI clock**
- **ï Low-voltage frequency select input**
- **ï I2C support with readback capabilities**
- **ï Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction**
- **ï 3.3V power supply**
- **ï 56-pin TSSOP package**











#### **Pin Definitions** (continued)



#### **Table 1. Frequency Select Table FS\_A, FS\_B, and FS\_C**



#### **Frequency Select Pins (FS\_A, FS\_B, and FS\_C)**

Host clock frequency selection is achieved by applying the appropriate logic levels to FS\_A, FS\_B, FS\_C inputs prior to VTT\_PWRGD# assertion (as seen by the clock synthesizer). Upon VTT\_PWRGD# being sampled LOW by the clock chip (indicating processor VTT voltage is stable), the clock chip samples the FS\_A, FS\_B, and FS\_C input values. For all logic levels of FS\_A, FS\_B, and FS\_C, VTT\_PWRGD# employs a one-shot functionality in that once a valid LOW on VTT\_PWRGD# has been sampled, all further VTT\_PWRGD#, FS A, FS B, and FS C transitions will be ignored, except in test mode.

#### **Serial Data Interface**

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.

#### **Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 2*.

The block write and block read protocol is outlined in *Table 3* while *Table 4* outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).







#### **Table 3. Block Read and Block Write Protocol**



#### **Table 4. Byte Read and Byte Write Protocol**





# **Control Registers**

#### **Byte 0: Control Register 0**



#### **Byte 1: Control Register 1**



#### **Byte 2: Control Register 2**





### **Byte 3: Control Register 3**



#### **Byte 4: Control Register 4**



#### **Byte 5: Control Register 5**





### **Byte 5: Control Register 5** (continued)



#### **Byte 6: Control Register 6**



#### **Byte 7: Vendor ID**



#### **Byte 8: Control Register 8**





### **Byte 8: Control Register 8** (continued)



#### **Byte 9: Control Register 9**



#### **Byte 10: Control Register 10**





**Table 5. Crystal Recommendations**

Freauencv (Fund)	Cut	∟oading	<b>Load Cap</b>	<b>Drive</b> (max.)	<b>Shunt Cap</b> (max.)	<b>Motional</b> (max.)	Tolerance (max)	<b>Stability</b> (max.	Aging ′max.،
14.31818 MHz	AT	Parallel	20 pF	mW 0.1	5 pF	$0.016$ pF	35 ppm	30 ppm	5 ppm

The CY28442-2 requires a Parallel Resonance Crystal. Substituting a series resonance crystal will cause the CY28442-2 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

#### **Crystal Loading**

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).

*Figure 1* shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is not true.



**Figure 1. Crystal Capacitive Clarification**

#### **Calculating Load Capacitors**

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.



**Figure 2. Crystal Loading Example**

As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This mean the total capacitance on each side of the crystal must be twice the specified load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitance loading on both sides.

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

#### **Load Capacitance (each side)**

$$
Ce = 2 \cdot CL - (Cs + Ci)
$$

**Total Capacitance (as seen by the crystal)**



#### **CLK\_REQ[0:1]# Description**

The CLKREQ#[A:B] signals are active LOW inputs used for clean enabling and disabling selected SRC outputs. The outputs controlled by CLKREQ#[A:B] are determined by the settings in register byte 8. The CLKREQ# signal is a de-bounced signal in that it's state must remain unchanged during two consecutive rising edges of SRCC to be recognized as a valid assertion or deassertion. (The assertion and deassertion of this signal is absolutely asynchronous).





**Figure 3. CLK\_REQ#[A:B] Deassertion/Assertion Waveform**

#### **CLK\_REQ[A:B]# Assertion (CLKREQ# -> LOW)**

All differential outputs that were stopped are to resume normal operation in a glitch-free manner. The maximum latency from the assertion to active outputs is between 2 and 6 SRC clock periods (2 clocks are shown) with all SRC outputs resuming simultaneously. All stopped SRC outputs must be driven high within 10 ns of CLKREQ#[1:0] deassertion to a voltage greater than 200 mV.

#### **CLK\_REQ[A:B]# Deassertion (CLKREQ# -> HIGH)**

The impact of deasserting the CLKREQ#[A:B] pins is that all SRC outputs that are set in the control registers to stoppable via deassertion of CLKREQ#[A:B] are to be stopped after their next transition. The final state of all stopped DIF signals is LOW, both SRCT clock and SRCC clock outputs will not be driven.

#### **PD (Power-down) Clarification**

The VTT PWRGD# /PD pin is a dual-function pin. During initial power-up, the pin functions as VTT\_PWRGD#. Once VTT\_PWRGD# has been sampled LOW by the clock chip, the pin assumes PD functionality. The PD pin is an asynchronous active HIGH input used to shut off all clocks cleanly prior to shutting off power to the device. This signal is synchronized internal to the device prior to powering down the clock synthesizer. PD is also an asynchronous input for powering up the system. When PD is asserted HIGH, all clocks need to be driven to a LOW value and held prior to turning off the VCOs and the crystal oscillator.

#### **PD (Power-down) Assertion**

When PD is sampled HIGH by two consecutive rising edges of CPUC, all single-ended outputs will be held LOW on their next HIGH-to-LOW transition and differential clocks must held high or tri-stated (depending on the state of the control register drive mode bit) on the next diff clock# HIGH-to-LOW transition within 4 clock periods. When the SMBus PD drive mode bit corresponding to the differential (CPU, SRC, and DOT) clock output of interest is programmed to '0', the clock output are held with "Diff clock" pin driven HIGH at 2 x Iref, and "Diff clock#î tri-state. If the control register PD drive mode bit corresponding to the output of interest is programmed to "1", then both the "Diff clock" and the "Diff clock#" are tri-state. Note the example below shows CPUT = 133 MHz and PD drive mode  $=$  '1' for all differential outputs. This diagram and description is applicable to valid CPU frequencies 100, 133, 166, 200, 266, 333, and 400 MHz. In the event that PD mode is desired as the initial power-on state, PD must be asserted HIGH in less than 10 µs after asserting Vtt\_PwrGd#.





#### **PD Deassertion**

The power-up latency is less than 1.8 ms. This is the time from the deassertion of the PD pin or the ramping of the power supply until the time that stable clocks are output from the clock chip. All differential outputs stopped in a three-state condition resulting from power down will be driven high in less than 300  $\mu$ s of PD deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs will be enabled within a few clock cycles of each other. Below is an example showing the relationship of clocks coming up.

#### **CPU\_STP# Assertion**

The CPU\_STP# signal is an active LOW input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function. When the CPU STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable via assertion of CPU\_STP# will be stopped within two-six CPU clock periods after being sampled by two rising edges of the internal CPUC clock. The final states of the stopped CPU signals are CPUT = HIGH and CPUC = LOW. There is no change to the output drive current values during the stopped state. The CPUT is driven HIGH with a current value equal to 6 x (Iref), and the CPUC signal will be tri-stated.



**Figure 5. Power-down Deassertion Timing Waveform**



**Figure 6. CPU\_STP# Assertion Waveform**



#### **CPU\_STP# Deassertion**

The deassertion of the CPU\_STP# signal will cause all CPU outputs that were stopped to resume normal operation in a synchronous manner. Synchronous manner meaning that no short or stretched clock pulses will be produce when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPU clock cycles.





#### **PCI\_STP# Assertion**

#### **PCI\_STP# Deassertion**

The PCI\_STP# signal is an active LOW input used for synchronous stopping and starting the PCI outputs while the rest of the clock generator continues to function. The set-up time for capturing PCI\_STP# going LOW is 10 ns  $(t_{\text{SU}})$ . (See *Figure 10*.) The PCIF clocks will not be affected by this pin if their corresponding control bit in the SMBus register is set to allow them to be free-running.

The deassertion of the PCI\_STP# signal will cause all PCI and stoppable PCIF clocks to resume running in a synchronous manner within two PCI clock periods after PCI\_STP# transitions to a high level.







**Figure 13. Clock Generator Power-up/Run State Diagram**



## **Absolute Maximum Conditions**



## **DC Electrical Specifications**









# **AC Electrical Specifications** (continued)





# **AC Electrical Specifications** (continued)



#### **Test and Measurement Set-up**

#### **For PCI Single-ended Signals and Reference**

The following diagram shows the single-ended PCI outputs.





The following diagram shows the test load configuration for the differential CPU and SRC outputs.



**Figure 15. 0.7V Differential Clock Load Configuration**



**Figure 16. Single-ended Output Signals (for AC Parameters Measurement)**

#### **Ordering Information**





#### **Package Diagrams**



**56-Lead Thin Shrunk Small Outline Package, Type II (6 mm x 12 mm) Z56**

Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

Purchase of  $I^2C$  components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its<br>products for use as critical c products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

