# **Power MOSFET**

# 25 V, 65 A, Single N-Channel, DPAK

#### **Features**

- Low R<sub>DS(on)</sub>
- Ultra Low Gate Charge
- Low Reverse Recovery Charge
- Pb-Free Packages are Available

## **Applications**

- Desktop CPU Power
- DC-DC Converters
- High and Low Side Switch

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

| Param   | eter                    |                       | Symbol                            | Value         | Unit |
|---|-------------------------|-----------------------|-----------------------------------|---------------|------|
| Drain-to-Source Volta   | Drain-to-Source Voltage |                       |                                   | 25            | V    |
| Gate-to-Source Voltage  | ge                      |                       | V <sub>GS</sub>                   | ± 20          | V    |
| Continuous Drain<br>Current (R <sub>θJC</sub> ) Limited   |                         | $T_C = 25^{\circ}C$   | I <sub>D</sub>                    | 65            | Α    |
| by Die  |                         | $T_C = 85^{\circ}C$   |                                   | 45            |      |
| Continuous Drain<br>Current (R <sub>0</sub> JC) Limited<br>by Wire  | Steady<br>State         | T <sub>C</sub> = 25°C | I <sub>D</sub>                    | 32            | А    |
| Power Dissipation $(R_{\theta JC})$   |                         | T <sub>C</sub> = 25°C | P <sub>D</sub>                    | 50            | W    |
| Continuous Drain  |                         | T <sub>A</sub> = 25°C | $I_{D}$                           | 11.4          | Α    |
| Current (Note 1)  | Steady                  | $T_A = 85^{\circ}C$   |                                   | 8.9           |      |
| Power Dissipation (Note 1)  | State                   | T <sub>A</sub> = 25°C | P <sub>D</sub>                    | 1.88          | W    |
| Continuous Drain  |                         | T <sub>A</sub> = 25°C | I <sub>D</sub>                    | 9.5           | Α    |
| Current (Note 2)  | Steady                  | T <sub>A</sub> = 85°C |                                   | 7.4           |      |
| Power Dissipation (Note 2)  | State                   | T <sub>A</sub> = 25°C | P <sub>D</sub>                    | 1.3           | W    |
| Pulsed Drain Current  | t <sub>p</sub> =        | : 10 μs               | I <sub>DM</sub>                   | 130           | Α    |
| Operating Junction and<br>Temperature   | Storage                 |                       | T <sub>J</sub> , T <sub>stg</sub> | -55 to<br>175 | °C   |
| Drain-to-Source (dv/dt  | )                       |                       | dv/dt                             | 2.0           | V/ns |
| Source Current (Body D  | Diode)                  |                       | I <sub>S</sub>                    | 2.1           | Α    |
| Single Pulse Drain–to–Source Avalanche Energy ( $V_{DD}$ = 24 V, $V_{GS}$ = 10 V, $I_{L}$ = 12 A, $L$ = 1.0 mH, $R_{G}$ = 25 $\Omega$ ) |                         |                       | E <sub>AS</sub>                   | 71.7          | mJ   |
| Lead Temperature for S (1/8" from case for 10 s   |                         | urposes               | T <sub>L</sub>                    | 260           | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.15 in sq) [1 oz] including traces.




## ON Semiconductor®

#### http://onsemi.com

| V <sub>(BR)DSS</sub> | R <sub>DS(on)</sub> TYP | I <sub>D</sub> MAX |  |
|----------------------|-------------------------|--------------------|--|
| 25 V                 | 6.5 m $\Omega$ @ 10 V   | 65 A               |  |
|                      | 9.7 mΩ @ 4.5 V          | 55 K               |  |

#### **N-Channel**





CASE 369AA DPAK (Bend Lead) STYLE 2





CASE 369D DPAK (Straight Lead) STYLE 2



CASE 369AC 3 IPAK (Straight Lead)

#### **MARKING DIAGRAMS & PIN ASSIGNMENTS**





= Year WW = Work Week 65N03 = Device Code = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter                                   | Symbol         | Value | Unit |
|---|----------------|-------|------|
| Junction-to-Case (Drain)                    | $R_{	heta JC}$ | 2.5   | °C/W |
| Junction-to-Ambient - Steady State (Note 3) | $R_{	heta JA}$ | 80    |      |
| Junction-to-Ambient - Steady State (Note 4) | $R_{	heta JA}$ | 115   |      |

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

| Parameter  | Symbol                               | Test Condition   | Min | Тур  | Max       | Unit  |
|--|--------------------------------------|--|-----|------|-----------|-------|
| OFF CHARACTERISTICS  | 1                                    | •  | L   |      |           |       |
| Drain-to-Source Breakdown Voltage                            | V <sub>(BR)DSS</sub>                 | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$  | 25  | 29.5 |           | V     |
| Drain-to-Source Breakdown Voltage<br>Temperature Coefficient | V <sub>(BR)DSS</sub> /T <sub>J</sub> |  |     | 19.2 |           | mV/°C |
| Zero Gate Voltage Drain Current                              | I <sub>DSS</sub>                     | $V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}$ $V_{DS} = 20 \text{ V}$ $T_{J} = 125^{\circ}$ |     |      | 1.5<br>10 | μΑ    |
| Gate-to-Source Leakage Current                               | I <sub>GSS</sub>                     | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$  |     |      | ±100      | nA    |
| ON CHARACTERISTICS (Note 5)                                  |                                      |  | L   |      | ı         | 1     |
| Gate Threshold Voltage                                       | V <sub>GS(TH)</sub>                  | $V_{GS} = V_{DS}, I_D = 250 \mu A$   | 1.0 | 1.74 | 2.0       | V     |
| Negative Threshold Temperature Coefficient                   | V <sub>GS(TH)</sub> /T <sub>J</sub>  |  |     | 4.8  |           | mV/°C |
| Drain-to-Source On Resistance                                | R <sub>DS(on)</sub>                  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A  |     | 6.5  | 8.4       | mΩ    |
|  |                                      | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 30 A   |     | 9.7  | 14.6      |       |
| Forward Transconductance                                     | 9FS                                  | V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A  |     | 27   |           | mHos  |
| CHARGES, CAPACITANCES AND GATE RE                            | SISTANCE                             |  |     | -1   | I         | 1     |
| Input Capacitance  | C <sub>iss</sub>                     |  |     | 1177 | 1400      | pF    |
| Output Capacitance   | C <sub>oss</sub>                     | $V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$<br>$V_{DS} = 20 \text{ V}$                    |     | 555  |           | 1     |
| Reverse Transfer Capacitance                                 | C <sub>rss</sub>                     | V DS = 20 V  |     | 218  |           | 1     |
| Total Gate Charge  | Q <sub>G(TOT)</sub>                  |  |     | 12.2 | 16        | nC    |
| Threshold Gate Charge  | Q <sub>G(TH)</sub>                   | V <sub>GS</sub> = 5.0 V, V <sub>DS</sub> = 10 V  | ',  | 1.5  |           |       |
| Gate-to-Source Charge  | Q <sub>GS</sub>                      | $I_{D} = 30 \text{ A}$   |     | 2.95 |           |       |
| Gate-to-Drain Charge   | $Q_{GD}$                             |  |     | 6.08 |           | 1     |
| SWITCHING CHARACTERISTICS (Note 6)                           |                                      |  |     |      |           |       |
| Turn-On Delay Time   | t <sub>d(on)</sub>                   |  |     | 6.3  |           | ns    |
| Rise Time  | t <sub>r</sub>                       | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 25 V   | ,   | 18.6 |           |       |
| Turn-Off Delay Time  | t <sub>d(off)</sub>                  | $I_D = 30 \text{ A}, R_G = 3.0 \Omega$   |     | 20.3 |           |       |
| Fall Time  | t <sub>f</sub>                       |  |     | 8.8  |           |       |
| DRAIN-SOURCE DIODE CHARACTERISTIC                            | s                                    |  |     |      |           |       |
| Forward Diode Voltage  | V <sub>SD</sub>                      | $V_{GS} = 0 \text{ V}, \qquad T_{J} = 25^{\circ}$  | С   | 0.85 | 1.1       | V     |
|  |                                      | $I_S = 20 \text{ A}$ $T_J = 125^\circ$   | °C  | 0.72 |           |       |
| Reverse Recovery Time  | t <sub>RR</sub>                      | ·  |     | 28.8 |           | ns    |
| Charge Time  | t <sub>a</sub>                       | $V_{GS} = 0 \text{ V, dI}_{S}/\text{dt} = 100 \text{ A/s}$                                 | μS, | 12.8 |           |       |
| Discharge Time   | t <sub>b</sub>                       | I <sub>S</sub> = 20 A  |     | 16   |           |       |
| Reverse Recovery Time  | Q <sub>RR</sub>                      |  |     | 20   | _         | nC    |
| PACKAGE PARASITIC VALUES                                     |                                      |  | •   |      |           |       |
| Source Inductance  | L <sub>S</sub>                       |  |     | 2.49 |           |       |
| Drain Inductance   | L <sub>D</sub>                       | T <sub>A</sub> = 25°C  |     | 0.02 |           | nH    |
| Gate Inductance  | L <sub>G</sub>                       | 1 <sub>A</sub> = 25 C  |     | 3.46 |           |       |
| Gate Resistance  | R <sub>G</sub>                       |  |     | 1.75 |           | Ω     |

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
   Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.15 in sq [1 oz] including traces).
   Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- 6. Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Temperature




Figure 5. On-Resistance Variation with **Temperature** 




Figure 6. Drain-To-Source Leakage **Current versus Voltage** 




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

# **ORDERING INFORMATION**

| Order Number  | Package  | Shipping <sup>†</sup> |
|---------------|--|-----------------------|
| NTD65N03R     | DPAK-3   | 75 Units / Rail       |
| NTD65N03RG    | DPAK-3<br>(Pb-Free)                                  | 75 Units / Rail       |
| NTD65N03RT4   | DPAK-3   | 2500 / Tape & Reel    |
| NTD65N03RT4G  | DPAK-3<br>(Pb-Free)                                  | 2500 / Tape & Reel    |
| NTD65N03R-1   | DPAK-3 Straight Lead                                 | 75 Units / Rail       |
| NTD65N03R-1G  | DPAK-3 Straight Lead<br>(Pb-Free)                    | 75 Units / Rail       |
| NTD65N03R-35  | DPAK Straight Lead Trimmed (3.5 ± 0.15 mm)           | 75 Units / Rail       |
| NTD65N03R-35G | DPAK Straight Lead Trimmed (3.5 ± 0.15 mm) (Pb–Free) | 75 Units / Rail       |


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


# **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

|     | INCHES |       | MILLIN   | IETERS |
|-----|--------|-------|----------|--------|
| DIM | MIN    | MAX   | MIN      | MAX    |
| Α   | 0.235  | 0.245 | 5.97     | 6.35   |
| В   | 0.250  | 0.265 | 6.35     | 6.73   |
| С   | 0.086  | 0.094 | 2.19     | 2.38   |
| D   | 0.027  | 0.035 | 0.69     | 0.88   |
| E   | 0.018  | 0.023 | 0.46     | 0.58   |
| F   | 0.037  | 0.045 | 0.94     | 1.14   |
| G   | 0.090  | BSC   | 2.29 BSC |        |
| Н   | 0.034  | 0.040 | 0.87     | 1.01   |
| J   | 0.018  | 0.023 | 0.46     | 0.58   |
| K   | 0.350  | 0.380 | 8.89     | 9.65   |
| R   | 0.180  | 0.215 | 4.45     | 5.45   |
| S   | 0.025  | 0.040 | 0.63     | 1.01   |
| ٧   | 0.035  | 0.050 | 0.89     | 1.27   |
| Z   | 0.155  |       | 3.93     |        |

grated rcuits XXXX YWW

ocation.


= Year WW = Work Week

|   |  |   |   | MARKING<br>DIAGRAMS                     |
|---|--|---|---|---|
| STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR     | STYLE 2:<br>PIN 1. GATE<br>2. DRAIN<br>3. SOURCE<br>4. DRAIN | STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE      | STYLE 4:<br>PIN 1. CATHODE<br>2. ANODE<br>3. GATE<br>4. ANODE | Discrete Circ                           |
| STYLE 5:<br>PIN 1. GATE<br>2. ANODE<br>3. CATHODE<br>4. ANODE | STYLE 6:<br>PIN 1. MT1<br>2. MT2<br>3. GATE<br>4. MT2        | STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR |   | YWW ALY                                 |
|   |  |   |   | xxxxxxxxx = Device Code A = Assembly Lo |

| DOCUMENT NUMBER: | 98AON10528D            | Electronic versions are uncontrolled except when accessed directly from the Document Reposit<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |
|------------------|------------------------|---|--|
| DESCRIPTION:     | IPAK (DPAK INSERTION M | IPAK (DPAK INSERTION MOUNT)   |  |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


4. ANODE



**DETAIL A** ROTATED 90° CW STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE 2. COLLECTOR 3. EMITTER 2. CATHODE 3. ANODE 2. DRAIN 3. SOURCE 4. COLLECTOR 4. DRAIN CATHODE STYLE 5: STYLE 6: STYLE 7: PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER

COLLECTOR

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H

|     | INC   | INCHES |      | IETERS |
|-----|-------|--------|------|--------|
| DIM | MIN   | MAX    | MIN  | MAX    |
| Α   | 0.086 | 0.094  | 2.18 | 2.38   |
| A1  | 0.000 | 0.005  | 0.00 | 0.13   |
| b   | 0.025 | 0.035  | 0.63 | 0.89   |
| b2  | 0.030 | 0.045  | 0.76 | 1.14   |
| b3  | 0.180 | 0.215  | 4.57 | 5.46   |
| С   | 0.018 | 0.024  | 0.46 | 0.61   |
| c2  | 0.018 | 0.024  | 0.46 | 0.61   |
| D   | 0.235 | 0.245  | 5.97 | 6.22   |
| E   | 0.250 | 0.265  | 6.35 | 6.73   |
| е   | 0.090 | BSC    | 2.29 | BSC    |
| Н   | 0.370 | 0.410  | 9.40 | 10.41  |
| L   | 0.055 | 0.070  | 1.40 | 1.78   |
| L1  | 0.108 | REF    | 2.74 | REF    |
| L2  | 0.020 | BSC    | 0.51 | BSC    |
| L3  | 0.035 | 0.050  | 0.89 | 1.27   |
| L4  |       | 0.040  |      | 1.01   |
| Z   | 0.155 |        | 3.93 |        |

## **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

| DOCUMENT NUMBER: | 98AON13126D         | Electronic versions are uncontrolled except when accessed directly from the Document Repository<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|---------------------|--|-------------|
| DESCRIPTION:     | DPAK (SINGLE GAUGE) |  | PAGE 1 OF 1 |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales