

# **FAN6206 Highly Integrated Dual-Channel Synchronous Rectification Controller for Dual-Forward Converter**

### **Features**

**FAIRCHILL** SEMICONDUCTOR

- Highly Integrated Dual-Channel SR Controller
- Receives Synchronized Driving Signal from the Primary Side
- Internal Linear-Predict Timing Control for DCM **Operation**
- Ultra-Low V<sub>DD</sub> Operating Voltage for Different Output Voltage of PC Power
- V<sub>DD</sub> Over-Voltage Protection
- 14V Gate Driver Clamp

### **Applications**

- PC Power
- Server Power
- Open-Frame SMPS

### **Description**

The highly integrated FAN6206 is a dual-channel synchronous rectification (SR) controller. FAN6206 allows design of a cost-effective power supply with fewer external components, especially suited for dualforward topology used to obtain higher efficiency for ATX power supplies.

The primary-side control method provides synchronous rectification control for dual-forward converters that operate in continuous conduction mode (CCM). FAN6206 includes a proprietary linear-predict timing control mechanism for dual-forward converters that operate in discontinuous conduction mode (DCM) at fixed or variable frequency. PWM frequency tracking with secondary-side winding detection is provided by adding dividing resistors. The primary-side signals are generated from Fairchild's FAN6210 (Primary-Side Synchronous Rectifier Signal Trigger for Dual-Forward Converter). The primary-side signals are transferred through a pulse transformer to the secondary-side. The benefits of this technique include simple control method and improved power system reliability.

FAN6206 is available in 8-pin SOP package.

### **Ordering Information**





**FAN6206 — Highly Integrated Dual-Channel Synchronous Rectification Controller for Dual-Forward Converter** 

FAN6206 — Highly Integrated Dual-Channel Synchronous Rectification Controller for Dual-Forward Converter



7 | GND Ground

8 | GATE1 | Driver output for rectifying synchronous rectifier MOSFET.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.



**Notes:** 

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.<br>2. All voltage values, except differential voltages, are given with respect to GND pin.

All voltage values, except differential voltages, are given with respect to GND pin.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.



# **Electrical Characteristics**

 $V_{DD}$ =20V, T<sub>A</sub>=25°C, unless otherwise specified.



*Continued on the following page…* 



 $V_{DD}$ =20V, T<sub>A</sub>=25°C, unless otherwise specified.



# **Typical Performance Characteristics**

These characteristic graphs are normalized at  $T_A = 25^{\circ}$ C.





**Figure 7. Turn-Off Threshold Voltage 1 Figure 8. Turn-Off Threshold Voltage 2**



































### **Function Description**

Figure 29 and Figure 30 show the simplified circuit diagram of a dual-forward converter and its key waveforms. Switches  $Q_1$  and  $Q_2$  are turned on and off together. Once  $Q_1$  and  $Q_2$  are turned on, input voltage is applied across the transformer primary side and power is delivered to the secondary side through the transformer, powering  $D_1$ . During this time, the magnetizing current linearly increases. When  $Q_1$  and  $Q_2$ are turned off, the magnetizing current of the transformer forces the reset diodes ( $D_{R1}$  and  $D_{R2}$ ) and negative input voltage is applied across the transformer primary side. During this time, magnetizing current linearly decreases to zero and the secondary-side inductor current freewheels through diode  $D_2$ . When synchronous rectifier  $SR<sub>1</sub>$  and  $SR<sub>2</sub>$  are used instead of diodes  $D_1$  and  $D_2$ , it is important to have proper timing between drive signals for  $SR<sub>1</sub>$  and  $SR<sub>2</sub>$ .



**Figure 29. Simplified Circuit Diagram of Dual-Forward Converter** 





Figure 31 shows a typical application circuit. When a dual-forward converter operates in continuous conduction mode, the SR gate signals (GATE1 and GATE2) are mainly controlled by SP and SN signals. SP and SN signals are transferred through a pulse transformer from XP and XN signals, which are generated by FAN6210 (Primary-Side Synchronous Rectifier Signal Trigger for Dual Forward Converter).



**Figure 31. Typical Application Circuit** 

Figure 32 shows the timing diagram for continuous conduction mode (CCM). Figure 33 shows the timing diagram for discontinuous conduction mode (DCM).

The switching operation of SR MOSFETs  $Q_3$  and  $Q_4$  is determined by the SN and SP signals. FAN6206 turns on SR MOSFETs at the rising edge of the SP signal, while it turns off the SR MOSFETs at the rising edge of the SN signal. Within one switching cycle, SP and SN are obtained two times.

With a voltage divider  $R_1$  and  $R_2$  connected from LPC1 to secondary winding,  $R_3$  and  $R_4$  connected from LPC2 to secondary winding, the PWM timing sequences and frequency can be tracked precisely. The SR MOSFET is turned on by SP signal only when the voltage level on LPC1 or LPC2 pin is pulled LOW to GND.

During PWM-on period, the rectifying SR  $Q_3$  is turned on by the rising edge of the SP signal after a propagation delay ( $tp_{D-HIGH-SP1}$ ) and  $Q_3$  is turned off by the rising edge of the SN signal after a propagation delay  $(t_{\text{PD-LOW-SN1}})$ . During PWM-off period, the freewheeling SR  $Q_4$  is turned on by the rising edge of the SP signal after a propagation delay ( $t_{\text{PD-HIGH-SP2}}$ ) and  $Q_4$  is turned off by the rising edge of the SN signal after a propagation delay (t<sub>PD-LOW-SN2</sub>) in CCM operation.

In DCM operation, the proprietary Linear-Predict Timing Control (LPC) technique can provide synchronous rectification control mechanism for freewheeling SR MOSFET. Since SN signal is sent following with PWM signal, the freewheeling SR MOSFET cannot be turned off in time by SN signal before  $I_{\text{Lo}}$  linearly decreases to zero. Therefore, the LPC mechanism is applied to turn off  $Q_3$  in DCM mode.



#### **Linear-Predict Timing Control**

When a dual-forward converter operates in CCM or DCM; in PWM t<sub>ON</sub> period, the V<sub>IN</sub> voltage is applied to the primary winding and the secondary inductor starts to rise linearly and store energy. The across voltage on secondary winding is coupled from primary winding and proportional to  $V_{IN}$ . The SR controller can detect this winding voltage through a voltage divider and acquire the  $V_{IN}$  level. According to this detected  $V_{IN}$  level during PWM turn-on period, SR controller produces a charge current  $I_{CHG}$  to charge internal capacitor, CT, of the SR controller. On the other hand, at PWM turn-off period, the energy stored in the secondary inductor is discharged. The SR controller also detects the output voltage level to modulate discharge current IDISCHG of internal capacitor, CT. Once the internal capacitor voltage reaches zero, SR controller turns off SR MOS immediately.

 $R<sub>4</sub>$  is connected between the LPC2 pin and the drain terminal of Q4. During PWM turn-on period, voltage on the LPC2 pin is pulled HIGH due to the secondary winding coupled from primary winding. At this moment, SR MOS is turned off and the internal body diode of SR MOS is reverse-biased. During PWM turn-off period, the potential on the primary winding reverses and the internal body diode starts to conduct output current. The voltage on the LPC2 pin is also pulled LOW to GND. R<sub>2</sub> is recommended as 10kΩ and the divided voltage level on the LPC1 pin is suggested between 3V~5V. If the voltage level of  $V<sub>o</sub>$  is 12V, the resistor values are recommended as 105kΩ for R<sub>3</sub> and 10kΩ for R<sub>4</sub>. The

turn-off timing of  $Q_4$  is determined by the ratio  $3 + \sqrt{4}$ 4  $R_3 + R$ R +

as Figure 34 shows. If  $3 + n_4$ 4  $R_3 + R$ R  $+R_4$  decreases, Q<sub>4</sub> is turned

off earlier.



#### **Under-Voltage Lockout (UVLO)**

The power-on and off thresholds are fixed at 8.5V and 7.5V. The VDD pin is connected to a 12V output voltage terminal.

#### **VDD Pin Over-Voltage Protection**

The over-voltage conditions are usually caused by open feedback loops.  $V_{DD}$  over-voltage protection is built in to prevent damage if over voltage occurs. When the voltage on the VDD pin exceeds 21V, the SR controller turns off all of SR MOS operations.









**Rev. 148** 

**FAN6206 — Highly Integrated Dual-Channel Synchronous Rectification Controller for Dual-Forward Converter** 

AN6206 - Highly Integrated Dual-Channel Synchronous Rectification Controller for Dual-Forward Converter

T