




## P-Channel 80-V (D-S) 175 °C MOSFET

## PRODUCT SUMMARY


$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A) <sup>a</sup>	$Q_g$ (Typ)
- 80	0.0252 at $V_{GS} = - 10$ V	- 50	55 nC
	0.029 at $V_{GS} = - 4.5$ V	- 47	

## FEATURES

- TrenchFET<sup>®</sup> Power MOSFET

RoHS  
COMPLIANT

Drain Connected to Tab



P-Channel MOSFET

Ordering Information: SUD50P08-25L-E3 (Lead (Pb)-free)

ABSOLUTE MAXIMUM RATINGS  $T_A = 25$  °C, unless otherwise noted

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	$V_{DS}$	- 80	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$		
Continuous Drain Current ( $T_J = 175$ °C)	$I_D$	$T_C = 25$ °C	- 50 <sup>a</sup>	
		$T_C = 70$ °C	- 42.5 <sup>a</sup>	
		$T_A = 25$ °C	- 12.5 <sup>b, c</sup>	
		$T_A = 70$ °C	- 10.5 <sup>b, c</sup>	
Pulsed Drain Current	$I_{DM}$	- 40	A	
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25$ °C		- 50 <sup>a</sup>
		$T_A = 25$ °C		- 6.9 <sup>b, c</sup>
Avalanche Current	$I_{AS}$	- 45		mJ
Single-Pulse Avalanche Energy	$E_{AS}$	101		
Maximum Power Dissipation	$P_D$	$T_C = 25$ °C	136	
		$T_C = 70$ °C	95	
		$T_A = 25$ °C	8.3 <sup>b, c</sup>	
		$T_A = 70$ °C	5.8 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 175	°C	

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>b, d</sup>	$R_{thJA}$	15	18	°C/W
Maximum Junction-to-Case (Drain)	$R_{thJC}$	0.85	1.1	

Notes:

a. Package limited.

b. Surface mounted on 1" x 1" FR4 board.

c.  $t = 10$  sec.

d. Maximum under steady state conditions is 40 °C/W.

<b>SPECIFICATIONS</b> $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted						
Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$	- 80			V
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = -250\text{ }\mu\text{A}$		- 73		mV/°C
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			- 5.5		
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$	- 1		- 3	V
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -80\text{ V}, V_{GS} = 0\text{ V}$			- 1	$\mu\text{A}$
		$V_{DS} = -80\text{ V}, V_{GS} = 0\text{ V}, T_J = 55\text{ }^\circ\text{C}$			- 10	
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} \geq 5\text{ V}, V_{GS} = -10\text{ V}$				A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(on)}$	$V_{GS} = -10\text{ V}, I_D = -12.5\text{ A}$		0.021	0.0252	$\Omega$
		$V_{GS} = -4.5\text{ V}, I_D = -10.5\text{ A}$		0.024	0.029	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = -15\text{ V}, I_D = -12.5\text{ A}$		52		S
<b>Dynamic<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = -40\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$		4700		pF
Output Capacitance	$C_{oss}$			320		
Reverse Transfer Capacitance	$C_{rss}$			235		
Total Gate Charge	$Q_g$	$V_{DS} = -40\text{ V}, V_{GS} = -10\text{ V}, I_D = -12.5\text{ A}$		105	160	nC
				55	85	
Gate-Source Charge	$Q_{gs}$	$V_{DS} = -40\text{ V}, V_{GS} = -4.5\text{ V}, I_D = -12.5\text{ A}$		16		
Gate-Drain Charge	$Q_{gd}$			26		
Gate Resistance	$R_g$	$f = 1\text{ MHz}$		4		$\Omega$
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -40\text{ V}, R_L = 3.8\text{ }\Omega$ $I_D \cong -10.5\text{ A}, V_{GEN} = -10\text{ V}, R_g = 1\text{ }\Omega$		45	70	ns
Rise Time	$t_r$			220	330	
Turn-Off Delay Time	$t_{d(off)}$			95	145	
Fall Time	$t_f$			110	165	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -40\text{ V}, R_L = 3.8\text{ }\Omega$ $I_D \cong -10.5\text{ A}, V_{GEN} = -4.5\text{ V}, R_g = 1\text{ }\Omega$		15	25	ns
Rise Time	$t_r$			25	40	
Turn-Off Delay Time	$t_{d(off)}$			105	160	
Fall Time	$t_f$			100	150	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25\text{ }^\circ\text{C}$			- 50	A
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$				- 40	
Body Diode Voltage	$V_{SD}$	$I_S = -10.5\text{ A}$		- 0.8	- 1.2	V
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F = -10.5\text{ A}, di/dt = 100\text{ A}/\mu\text{s}, T_J = 25\text{ }^\circ\text{C}$		55	85	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$			110	165	nC
Reverse Recovery Fall Time	$t_a$			37		ns
Reverse Recovery Rise Time	$t_b$			18		


## Notes:

- a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .  
b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




**TYPICAL CHARACTERISTICS** 25 °C unless noted




**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current and Gate Voltage**



**Capacitance**




**Gate Charge**




**On-Resistance vs. Junction Temperature**




**TYPICAL CHARACTERISTICS** 25 °C unless noted




**Source-Drain Diode Forward Voltage**




**On-Resistance vs. Gate-to-Source Voltage**



**Threshold Voltage**



**Single Pulse Power, Junction-to-Ambient**






\* $V_{GS} >$  minimum  $V_{GS}$  at which  $r_{DS(on)}$  is specified

**Safe Operating Area, Junction-to-Ambient**




**TYPICAL CHARACTERISTICS** 25 °C unless noted




\*The power dissipation  $P_D$  is based on  $T_{J(max)} = 175\text{ °C}$ , using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS 25 °C unless noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73443>.



## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.