
Vishay Siliconix



EL Series Power MOSFET



PRODUCT SUMMARY				
V _{DS} (V) at T _J max.	650			
R _{DS(on)} typ. (Ω) at 25 °C	$V_{GS} = 10 V$	0.105		
Q _g max. (nC)	120			
Q _{gs} (nC)	14			
Q _{gd} (nC)	19			
Configuration	Single			

FEATURES

- Low figure-of-merit (FOM) Ron x Qa
- Low input capacitance (C_{iss})
- Reduced switching and conduction losses
- Ultra low gate charge (Qg)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial
- Welding
- Induction heating
- Motor drives
- Battery chargers
- Renewable energy
- Solar (PV inverters)

ORDERING INFORMATION	
Package	TO-220AB
Lead (Pb)-free and halogen-free	SiHP30N60AEL-GE3

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwi	se noted)		
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-source voltage		V _{DS}	600	V
Gate-source voltage	V _{GS}	± 30	V	
Continuous drain current (T _J = 150 °C)	V_{GS} at 10 V $T_C = 25 \degree C$ $T_C = 100 \degree C$	I	28	
	V_{GS} at 10 V $T_C = 100 \text{ °C}$	ID ID	18	A
Pulsed drain current ^a	I _{DM}	68		
Linear derating factor			2	W/°C
Single pulse avalanche energy ^b		E _{AS}	353	mJ
Maximum power dissipation		PD	250	W
Operating junction and storage temperature ran	ge	T _J , T _{stg}	-55 to +150	°C
Reverse diode dv/dt ^d		dv/dt	32	V/ns
Soldering recommendations (peak temperature)	c For 10 s		260	°C

Notes

• Initial samples marked as SiHP30N60BE

a. Repetitive rating; pulse width limited by maximum junction temperature

b. V_{DD} = 120 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 $\Omega,$ I_{AS} = 5 A

c. 1.6 mm from case

d. $I_{SD} \leq I_D$, di/dt = 100 A/µs, starting T_J = 25 °C

S18-0173-Rev. A, 12-Feb-18

1



COMPLIANT

HALOGEN

FREE



Vishay Siliconix

THERMAL RESISTANCE RATI		1	P					
PARAMETER	SYMBOL	TYP.		MAX.		UNIT		
Maximum junction-to-ambient	R _{thJA}	-		62		°C/W		
Maximum junction-to-case (drain)	R _{thJC}	-	- 0.5			0/11		
SPECIFICATIONS ($T_J = 25 \ ^{\circ}C$, u	Inless otherwi	ise noted)						
PARAMETER	SYMBOL	TES	TEST CONDITIONS		MIN.	TYP.	MAX.	UNI
Static		-						
Drain-source breakdown voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 25	0 μΑ	600	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _l	_D = 1 mA	-	0.68	-	V/°C
Gate-source threshold Voltage (N)	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 25	60 μA	2.0	-	4.0	V
Cata aquiroa laakaga	I	,	$V_{GS} = \pm 20 V$		-	-	± 100	nA
Gate-source leakage	I _{GSS}		$V_{GS} = \pm 30 V$		-	-	± 1	μA
Zana pata valta na duala avunant	l=	V _{DS} =	= 600 V, V _{GS} =	= 0 V	-	-	1	
Zero gate voltage drain current	IDSS	V _{DS} = 480 V	/, V _{GS} = 0 V, [*]	T _J = 125 °C	-	-	10	μA
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D :	= 15 A	-	0.105	0.120	Ω
Forward transconductance	g _{fs}	V _{DS} = 20 V, I _D = 15 A			-	19	-	S
Dynamic		-				•	•	
Input capacitance	C _{iss}		$V_{GS} = 0 V,$		-	2565	-	
Output capacitance	C _{oss}	- ·	$V_{DS} = 100 V,$ f = 1 MHz		-	109	-	
Reverse transfer capacitance	C _{rss}				-	6	-	
Effective output capacitance, energy related ^a	C _{o(er)}	V_{DS} = 0 V to 480 V, V_{GS} = 0 V		-	71	-	pF	
Effective output capacitance, time related ^b	C _{o(tr)}			-	367	-		
Total gate charge	Qg				-	60	120	
Gate-source charge	Q _{gs}	V _{GS} = 10 V	I _D = 15 A,	$V_{DS} = 480 V$	-	14	-	nC
Gate-drain charge	Q _{gd}				-	19	-	
Turn-on delay time	t _{d(on)}		•		-	26	52	
Rise time	t _r		V _{DD} = 480 V, I _D = 15 A,		-	24	48	1
Turn-off delay time	t _{d(off)}	$V_{GS} = 10 \text{ V}, \text{ R}_{g} = 9.1 \Omega$		-	79	158	ns	
Fall time	t _f			-	33	66		
Gate input resistance	R _g	f = 1 MHz, open drain		0.35	0.72	1.45	Ω	
Drain-Source Body Diode Characteristic	cs							
Continuous source-drain diode current	ا _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	26		
Pulsed diode forward current	I _{SM}			-	-	68	A	
Diode forward voltage	V _{SD}	T _J = 25 °C, I _S = 15 A, V _{GS} = 0 V		-	-	1.2	V	
D					1			1

Notes

Reverse recovery time

Reverse recovery charge

Reverse recovery current

a. Coss(er) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 % to 80 % VDSS

t_{rr}

Q_{rr}

I_{RRM}

b. Coss(tr) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 % to 80 % VDSS

 $\begin{array}{l} T_J = 25 \ ^{\circ}C, \ I_F = I_S = 15 \ A, \\ di/dt = 100 \ A/\mu s, \ V_R = 400 \ V \end{array}$

Document Number: 92041

670

10.8

-

ns

μC

А

-335

5.4

30

_

-

-



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Fig. 1 - Typical Output Characteristics









3.0 $I_{\rm D} = 15 \, A$ R_{DS(on)}, Drain-to-Source On-Resistance 2.5 2.0 (Normalized) 1.0 V_{GS} = 10 V 0.5 0 -60 -40 -20 0 40 60 80 100 120 140 160 20 T_., Junction Temperature (°C)

Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - C_{oss} and E_{oss} vs. V_{DS}

S18-0173-Rev. A, 12-Feb-18

3 stions contact: b Document Number: 92041

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



12 V_{DS} = 480 V $V_{DS} = 300 V$ V_{DS} = 120 V Gate-to-Source Voltage (V) 9 6 3 V_{GS}, 0 75 0 15 30 45 60 Q_q, Total Gate Charge (nC)

Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

SiHP30N60AEL

Vishay Siliconix



Vishay Siliconix




Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit

S18-0173-Rev. A, 12-Feb-18

5


Document Number: 92041

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>





Peak Diode Recovery dV/dt Test Circuit



a. $V_{GS} = 5$ V for logic level devices

Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?92041.

6



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.