Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
	- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
	- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
	- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

SH-2 SH7047 Group Contract The revision list can be viewed d

The revision list summarizes the

additions. Details should always

SH-2 SH704

BI Hardware Manual

Renesas 32-Bit RISC **Microcomputer** SuperH™ RISC engine Family/ SH7000 Series

> SH7047F HD64F7047 SH7049 HD6437049

Renesas Electronics www renesas com

Rev.2.00 2004.09

Rev. 2.00, 09/04, page ii of xl

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

RENESAS

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

General Precautions on Handling of Product

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are they are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Precaution on Handling HCAN2

Restrictions apply to the use of the HCAN2. Carefully read section 15.8, Usage Notes, beforehand.

Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
	- CPU and System-Control Modules
	- On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. Electrical Characteristics
- 8. Appendix
	- List of registers, product code lineup, and package dimensions
	- Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

RENESAS

9. Index

Rev. 2.00, 09/04, page v of xl

Preface

The SH7047 group single-chip RISC (Reduced Instruction Set Computer) microprocessor includes a Renesas -original RISC CPU as its core, and the peripheral functions required to configure a system.

- Target users: This manual was written for users who will be using the SH7047 group Micro-Computer Unit (MCU) in the design of application systems. Users of this manual are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the SH7047 group MCU to the above users. Refer to the SH-1, SH-2, SH-DSP Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

• Product names

The following products are covered in this manual.

Product Classifications and Abbreviations

In this manual, the product abbreviations are used to distinguish products. For example, 100 pin products are collectively referred to as the SH7047, an abbreviation of the basic type's classification code. There are two versions of each: a flash memory version and a mask ROM version. When a description is limited to the flash memory version alone, the character F is added at the end of the abbreviation, such as SH7047F. When a description is limited to the mask ROM version alone, an abbreviation that is determined by the ROM size is used; SH7049 is used to indicate the mask ROM version.

• The typical product

The HD64F7047 is taken as the typical product for the descriptions in this manual. Accordingly, when using an HD6437049, simply replace the HD64F7047 in those references where no differences between products are pointed out with HD6437049. Where differences are indicated, be aware that each specification apply to the products as indicated.

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions Read the SH-1, SH-2, SH-DSP Software Manual.
- In order to understand the details of a register when the user knows its name Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bit names, and initial values of the registers are summarized in Appendix A, Internal I/O Register.

SH7047 Group manuals:

Users manuals for development tools:

Contents

Rev. 2.00, 09/04, page xiii of xl

Rev. 2.00, 09/04, page xv of xl

Rev. 2.00, 09/04, page xvii of xl

Rev. 2.00, 09/04, page xix of xl

Rev. 2.00, 09/04, page xxi of xl

Rev. 2.00, 09/04, page xxiii of xl

Rev. 2.00, 09/04, page xxiv of xl

Figures

RENESAS

Rev. 2.00, 09/04, page xxv of xl

Rev. 2.00, 09/04, page xxvi of xl

Rev. 2.00, 09/04, page xxvii of xl

Rev. 2.00, 09/04, page xxviii of xl

Rev. 2.00, 09/04, page xxxi of xl

Rev. 2.00, 09/04, page xxxiv of xl

Tables

RENESAS

Rev. 2.00, 09/04, page xxxv of xl

Rev. 2.00, 09/04, page xxxvi of xl

Rev. 2.00, 09/04, page xxxviii of xl

Rev. 2.00, 09/04, page xl of xl

Section 1 Overview

The SH7047 group single-chip RISC (Reduced Instruction Set Computer) microprocessors integrate a Renesas-original RISC CPU core with peripheral functions required for system configuration.

The SH7047 group CPU has a RISC-type instruction set. Most instructions can be executed in one state (one system clock cycle), which greatly improves instruction execution speed. In addition, the 32-bit internal-bus architecture enhances data processing power. With this CPU, it has become possible to assemble low cost, high performance/high-functioning systems, even for applications that were previously impossible with microprocessors, such as real-time control, which demands high speeds.

In addition, the SH7047 group includes on-chip peripheral functions necessary for system configuration, such as large-capacity ROM and RAM, timers, a serial communication interface (SCI), Controller area network 2 (HCAN2), an A/D converter, an interrupt controller (INTC), and I/O ports. ROM and SRAM can be directly connected to the SH7047 MCU by means of an external memory access support function. This greatly reduces system cost.

There are two versions of on-chip ROM: $F\text{-}ZTAT^{TM}$ (Flexible Zero Turn Around Time) that includes flash memory, and mask ROM. The flash memory can be programmed with a programmer that supports SH7047 group programming, and can also be programmed and erased by software. This enables LSI chip to be re-programmed at a user-site while mounted on a board.

Note: $F-ZTAT^{TM}$ is a trademark of Renesas Technology Corp.

1.1 Features

- Central processing unit with an internal 32-bit RISC (Reduced Instruction Set Computer) architecture
	- Instruction length: 16-bit fixed length for improved code efficiency
	- Load-store architecture (basic operations are executed between registers)
	- Sixteen 32-bit general registers
	- Five-stage pipeline
	- On-chip multiplier: multiplication operations (32 bits \times 32 bits \rightarrow 64 bits) executed in two to four cycles
	- C language-oriented 62 basic instructions
- Various peripheral functions
	- Data transfer controller (DTC)
	- Multifunction timer/pulse unit (MTU)
	- Motor management timer(MMT)
	- Compare match timer (CMT)
	- Watchdog timer (WDT)
	- Asynchronous or clocked synchronous serial communication interface(SCI)
	- 10-bit A/D converter
	- Clock pulse generator
	- Controller area network2 (HCAN2)
	- User break controller (UBC)*
	- High-performance user debug interface (H-UDI) *
	- Advanced user debugger (AUD)*
- Note: * Supported only for flash memory version.

• On-chip memory

• Maximum operating frequency and operating temperature range

• I/O ports

- Supports various power-down states
- Compact package

Figure 1.1 Block Diagram of SH7047

Figure 1.2 SH7047 Pin Arrangement

Rev. 2.00, 09/04, page 5 of 720

1.4 Pin Functions

Rev. 2.00, 09/04, page 10 of 720

Rev. 2.00, 09/04, page 12 of 720

Section 2 CPU

2.1 Features

- General-register architecture
	- Sixteen 32-bit general registers
- Sixty-two basic instructions
- Eleven addressing modes
	- Register direct [Rn]
	- Register indirect $[@Rn]$
	- Register indirect with post-increment [@Rn+]
	- Register indirect with pre-decrement [@-Rn]
	- Register indirect with displacement [@disp:4,Rn]
	- Register indirect with index [@R0, Rn]
	- GBR indirect with displacement [@disp:8,GBR]
	- GBR indirect with index [@R0,GBR]
	- Program-counter relative with displacement [@disp:8,PC]
	- Program-counter relative [disp:8/disp:12/Rn]
	- Immediate [#imm:8]

2.2 Register Configuration

The register set consists of sixteen 32-bit general registers, three 32-bit control registers, and four 32-bit system registers.

2.2.1 General Registers (Rn)

The sixteen 32-bit general registers (Rn) are numbered R0–R15. General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions have R0 fixed as their only usable register. R15 is used as the hardware stack pointer (SP). Saving and recovering the status register (SR) and program counter (PC) in exception processing is accomplished by referencing the stack using R15.

Figure 2.1 CPU Internal Registers

2.2.2 Control Registers

The control registers consist of three 32-bit registers: status register (SR), global base register (GBR), and vector base register (VBR). The status register indicates processing states. The global base register functions as a base address for the indirect GBR addressing mode to transfer data to the registers of on-chip peripheral modules. The vector base register functions as the base address of the exception processing vector area (including interrupts).

Status Register (SR):

Global Base Register (GBR): Indicates the base address of the indirect GBR addressing mode. The indirect GBR addressing mode is used in data transfer for on-chip peripheral modules register areas and in logic operations.

Vector Base Register (VBR): Indicates the base address of the exception processing vector area.

2.2.3 System Registers

System registers consist of four 32-bit registers: high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC).

Multiply-and-Accumulate Registers (MAC): Registers to store the results of multiply-andaccumulate operations.

Procedure Register (PR): Registers to store the return address from a subroutine procedure.

Program Counter (PC): Registers to indicate the sum of current instruction addresses and four, that is, the address of the second instruction after the current instruction.

2.2.4 Initial Values of Registers

Table 2.1 lists the values of the registers after reset.

Table 2.1 Initial Values of Registers

2.3 Data Formats

2.3.1 Data Format in Registers

Register operands are always longwords (32 bits). If the size of memory operand is a byte (8 bits) or a word (16 bits), it is changed into a longword by expanding the sign-part when loaded into a register.

Figure 2.2 Data Format in Registers

2.3.2 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Byte data can be accessed from any address. Locate, however, word data at an address 2n, longword data at 4n. Otherwise, an address error will occur if an attempt is made to access word data starting from an address other than 2n or longword data starting from an address other than 4n. In such cases, the data accessed cannot be guaranteed. The hardware stack area, pointed by the hardware stack pointer (SP, R15), uses only longword data starting from address 4n because this area holds the program counter and status register.

Figure 2.3 Data Formats in Memory

2.3.3 Immediate Data Format

Byte (8 bit) immediate data resides in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and handled in registers as longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and handled as longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

Word or longword immediate data is not located in the instruction code, but instead is stored in a memory table. An immediate data transfer instruction (MOV) accesses the memory table using the PC relative addressing mode with displacement.

2.4 Instruction Features

2.4.1 RISC-Type Instruction Set

All instructions are RISC type. This section details their functions.

16-Bit Fixed Length: All instructions are 16 bits long, increasing program code efficiency.

One Instruction per State: The microprocessor can execute basic instructions in one state using the pipeline system. One state is 25 ns at 40 MHz.

Data Length: Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data accessed from memory is sign-extended and handled as longword data. Immediate data is sign-extended for arithmetic operations or zeroextended for logic operations. It also is handled as longword data.

Table 2.2 Sign Extension of Word Data

Note: @(disp, PC) accesses the immediate data.

Load-Store Architecture: Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.

Delayed Branch Instructions: Unconditional branch instructions are delayed branch instructions. With a delayed branch instruction, the branch is taken after execution of the instruction following the delayed branch instruction. This reduces the disturbance of the pipeline control in case of branch instructions. There are two types of conditional branch instructions: delayed branch instructions and ordinary branch instructions.

Multiply/Multiply-and-Accumulate Operations: 16 -bit \times 16-bit \rightarrow 32-bit multiply operations are executed in one to two states. 16 -bit \times 16-bit + 64-bit \rightarrow 64-bit multiply-and-accumulate operations are executed in two to three states. 32 -bit \times 32 -bit \rightarrow 64 -bit multiply and 32 -bit \times 32 -bit $+ 64$ -bit $\rightarrow 64$ -bit multiply-and-accumulate operations are executed in two to four states.

T Bit: The T bit in the status register changes according to the result of the comparison. Whether a conditional branch is taken or not taken depends upon the T bit condition (true/false). The number of instructions that change the T bit is kept to a minimum to improve the processing speed.

Table 2.4 T Bit

Immediate Data: Byte (8-bit) immediate data is located in an instruction code. Word or longword immediate data is not located in instruction codes but in a memory table. An immediate data transfer instruction (MOV) accesses the memory table using the PC relative addressing mode with displacement.

Table 2.5 Immediate Data Accessing

RENESAS

Note: @(disp, PC) accesses the immediate data.

Absolute Address: When data is accessed by absolute address, the value in the absolute address is placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indirect register addressing mode.

 $8, R0$

Table 2.6 Absolute Address Accessing

Note: @(disp,PC) accesses the immediate data.

16-Bit/32-Bit Displacement: When data is accessed by 16-bit or 32-bit displacement, the displacement value is placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indirect indexed register addressing mode.

Table 2.7 Displacement Accessing

Note: @(disp,PC) accesses the immediate data.

2.4.2 Addressing Modes

Table 2.8 describes addressing modes and effective address calculation.

Table 2.8 Addressing Modes and Effective Addresses

Rev. 2.00, 09/04, page 25 of 720

2.4.3 Instruction Format

The instruction formats and the meaning of source and destination operand are described below. The meaning of the operand depends on the instruction code. The symbols used are as follows:

- xxxx: Instruction code
- mmmm: Source register
- nnnn: Destination register
- iiii: Immediate data
- dddd: Displacement

Table 2.9 Instruction Formats

Note: $*$ In multiply-and-accumulate instructions, nnnn is the source register.

2.5 Instruction Set

2.5.1 Instruction Set by Classification

Table 2.10 lists the instructions according to their classification.

Table 2.10 Classification of Instructions

The table below shows the format of instruction codes, operation, and execution states. They are described by using this format according to their classification.

Instruction Code Format:

The actual number of states may be increased when (1) contention occurs between instruction fetches and data access, or (2) when the destination register of the load instruction (memory \rightarrow register) equals to the register used by the next instruction.

RENESAS

2. Depending on the operand size, displacement is scaled by \times 1, \times 2, or \times 4. For details, refer the SH-1/SH-2/SH-DSP Programming Manual.

Data Transfer Instructions:

Arithmetic Operation Instructions:

Note: * The normal number of execution states is shown. (The number in parentheses is the number of states when there is contention with the preceding or following instructions.)

Logic Operation Instructions:

Shift Instructions:

Branch Instructions:

Note: $*$ One state when the program does not branch.

System Control Instructions:

Note: * The number of execution states before the chip enters sleep mode: The execution states shown in the table are minimums. The actual number of states may be increased when (1) contention occurs between instruction fetches and data access, or (2) when the destination register of the load instruction (memory \rightarrow register) equals to the register used by the next instruction.

2.6 Processing States

2.6.1 State Transitions

The CPU has five processing states: reset, exception processing, bus release, program execution and power-down. Figure 2.4 shows the transitions between the states.

Figure 2.4 Transitions between Processing States

RENESAS

Rev. 2.00, 09/04, page 42 of 720

Reset State: The CPU resets in the reset state. When the RES pin level goes low, the power-on reset state is entered. When the $\overline{\text{RES}}$ pin is high and the $\overline{\text{MRES}}$ pin is low, the manual reset state is entered. When the $\overline{\text{HSTBY}}$ pin is driven high and the $\overline{\text{RES}}$ pin level goes low, the power-on reset state is entered.

Exception Processing State: The exception processing state is a transient state that occurs when exception processing sources such as resets or interrupts alter the CPU's processing state flow.

For a reset, the initial values of the program counter (PC) (execution start address) and stack pointer (SP) are fetched from the exception processing vector table and stored; the CPU then branches to the execution start address and execution of the program begins.

For an interrupt, the stack pointer (SP) is accessed and the program counter (PC) and status register (SR) are saved to the stack area. The exception service routine start address is fetched from the exception processing vector table; the CPU then branches to that address and the program starts executing, thereby entering the program execution state.

Program Execution State: In the program execution state, the CPU sequentially executes the program.

Power-Down State: In the power-down state, the CPU operation halts and power consumption declines. The SLEEP instruction places the CPU in the sleep mode or the software standby mode. If the $\overline{\text{HSTBY}}$ pin is driven low when the $\overline{\text{RES}}$ pin is low, the CPU will enter the hardware standby mode.

Bus Release State: In the bus release state, the CPU releases access rights to the bus to the device that has requested them.

Rev. 2.00, 09/04, page 44 of 720

Section 3 MCU Operating Modes

3.1 Selection of Operating Modes

This LSI has four operating modes and four clock modes. The operating mode is determined by the setting of MD3–MD0, and FWP pins. Do not change these pins during LSI operation (while power is on). Do not set these pins in the other way than the combination shown in Table 3.1.

Table 3.1 Selection of Operating Modes

Notes: The symbol x means "Don't care."

- 1. The mode3 and an 8-bit space of MCU extension mode is supported.
- 2. Programming mode for flash memory. Supported in only F-ZTAT version.
- 3. Cannot be used for this LSI.

There are two modes as the MCU operating modes: MCU extension mode and single chip mode. There are two modes to program the flash memory (on-board programming mode): boot mode and user programming mode.

The clock mode is selected by the input of MD2 and MD3 pins.

Table 3.2 Maximum Operating Clock Frequency for Each Clock Mode

Note: $*$ The frequencies for the system and peripheral module clocks are the same.

3.2 Input/Output Pins

Table 3.3 describes the configuration of operating mode related pins.

Table 3.3 Operating Mode Pin Configuration

3.3 Explanation of Operating Modes

3.3.1 Mode 0 (MCU extension mode 0)

CS0 area becomes an external memory space with 8-bit bus width in this mode.

3.3.2 Mode 1 (MCU extension mode 1)

This mode is not supported in this LSI.

3.3.3 Mode 2 (MCU extension mode 2)

The on-chip ROM is active and CS0 area can be used in this mode.

3.3.4 Mode 3 (Single chip mode)

All ports can be used in this mode, however the external address cannot be used.

3.3.5 Clock Mode

The input waveform frequency can be used as is, doubled or quadrupled as system clock frequency in mode 0 to mode 3.

3.4 Address Map

The address map for the operating modes are shown in figures 3.1 and 3.2.

Figure 3.1 The Address Map for the Operating Modes of SH7047 Flash Memory Version

Figure 3.2 The Address Map for the Operating Modes of SH7049 Mask ROM Version

3.5 Initial State of This LSI

In this LSI, some on-chip modules are set to module standby state as its initial state for power down.

Therefore, to operate those modules, it is necessary to clear module standby state. For details, refer to section 24, Power-Down Modes.

Section 4 Clock Pulse Generator

This LSI has an on-chip clock pulse generator (CPG) that generates the system clock (φ) and peripheral clock (Pφ) to generate the internal clock (φ/2 to φ/8192, Pφ/2 to Pφ/1024). The CPG consists of an oscillator, PLL circuit, and pre-scaler. A block diagram of the clock pulse generator is shown in figure 4.1. The frequency from the oscillator can be modified by the PLL circuit.

Figure 4.1 Block Diagram of the Clock Pulse Generator

4.1 Oscillator

Clock pulses can be supplied from a connected crystal resonator or an external clock.

4.1.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in figure 4.2. Use the damping resistance (Rd) listed in table 4.1. Use an AT-cut parallel-resonance type crystal resonator that has a resonance frequency of 4 to 12.5 MHz. It is recommended to consult crystal dealer concerning the compatibility of the crystal resonator and the LSI.

Figure 4.2 Connection of the Crystal Resonator (Example)

Table 4.1 Damping Resistance Values

Crystal Resonator: Figure 4.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator with the characteristics listed in table 4.2.

Figure 4.3 Crystal Resonator Equivalent Circuit

Table 4.2 Crystal Resonator Characteristics

4.1.2 External Clock Input Method

Figure 4.4 shows an example of an external clock input connection. In this case, make the external clock high level to stop it in standby mode. During operation, make the external input clock frequency 4 to 12.5 MHz.

When leaving the XTAL pin open, make sure the stray capacitance is less than 10 pF.

Even when inputting an external clock, be sure to wait at least the oscillation stabilization time in power-on sequence or in releasing standby mode, in order to ensure the PLL stabilization time.

Figure 4.4 Example of External Clock Connection

4.2 Function for Detecting the Oscillator Halt

This CPG can detect a clock halt and automatically cause the timer pins to become highimpedance when any system abnormality causes the oscillator to halt. That is, when a change of EXTAL has not been detected, the high-current 12 pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B/MRES, PE14/TIOC4C, PE15/TIOC4D/IRQOUT, PE16/PUOA/ UBCTRG*/A10, PE17/PVOA/WAIT/A11, PE18/PWOA/A12, PE19/PUOB/RxD4/ A13, PE20/PVOB/TxD4/A14, PE21/PWOB/SCK4/A15) are set to high-impedance regardless of PFC setting.

Even in standby mode, these 12 pins become high-impedance regardless of PFC setting. These pins enter the normal state after standby mode is released. When abnormalities that halt the oscillator occur except in standby mode, other LSI operations become undefined. In this case, LSI operations, including these 12 pins, become undefined even when the oscillator operation starts again.

Note: * For flash version only

4.3 Usage Notes

4.3.1 Note on Crystal Resonator

A sufficient evaluation at the user's site is necessary to use the LSI, by referring the resonator connection examples shown in this section, because various characteristics related to the crystal resonator are closely linked to the user's board design. As the resonator circuit constants will depend on the resonator and the floating capacitance of the mounting circuit, the component value should be determined in consultation with the resonator manufacturer. Ensure that a voltage exceeding the maximum rating is not applied to the oscillator pin.

4.3.2 Notes on Board Design

When using a crystal oscillator, place the crystal oscillator and its load capacitors as close as possible to the XTAL and EXTAL pins. Do not route any signal lines near the oscillator circuitry as shown in figure 4.5. Otherwise, correct oscillation can be interfered by induction.

Measures against radiation noise are taken in this LSI. If radiation noise needs to be further reduced, usage of a multi-layer printed circuit board with ground planes is recommended.

Figure 4.5 Cautions for Oscillator Circuit System Board Design

A circuitry shown in figure 4.6 is recommended as an external circuitry around the PLL. Place oscillation stabilization capacitor C1 close to the PLLCAP pin, and ensure that no other signal lines cross this line. Separate PLLVcL and PLLVss circuit against Vcc and Vss circuit from the board power supply source, and be sure to insert bypass capacitors CB and CPB close to the pins.

Figure 4.6 Recommended External Circuitry Around the PLL

Electromagnetic waves are radiated from an LSI in operation. This LSI has an electromagnetic peak in the harmonics band whose primary frequency is determined by the lower frequency between the system clock (ϕ) and peripheral clock (P ϕ). For example, when $\phi = 50$ MHz and P $\phi =$ 40 MHz, the primary frequency is 40 MHz. If this LSI is used adjacent to a device sensitive to electromagnetic interference, e.g. FM/VHF band receiver, a printed circuit board of more than four layers with planes exclusively for system ground is recommended.

Section 5 Exception Processing

5.1 Overview

5.1.1 Types of Exception Processing and Priority

Exception processing is started by four sources: resets, address errors, interrupts and instructions and have the priority, as shown in table 5.1. When several exception processing sources occur at once, they are processed according to the priority.

Exception	Source	Priority
Reset	Power-on reset	High
	Manual reset	
Address error	CPU address error and AUD address error*1	
	DTC address error	
Interrupt	NMI	
	User break	
	$H-UDI*^1$	
	IRQ	
	Multifunction timer unit (MTU) On-chip peripheral \bullet modules: A/D converter 0 and 1 (A/D0, A/D1) Data transfer controller (DTC) \bullet Compare match timer 0 and 1 (CMT0, CMT1) Watchdog timer (WDT) Input/output port (I/O) (MTU) Serial communication interface 2, 3, and 4 (SCI2, SCI3, and SCI4) Motor management timer (MMT) Input/output port (I/O) (MMT) Controller area network 2 (HCAN 2)	
Instructions	Trap instruction (TRAPA instruction)	
	General illegal instructions (undefined code)	
	Illegal slot instructions (undefined code placed directly after a delay branch instruction ^{*2} or instructions that rewrite the PC^{*3})	
	Notes: 1. For flash version only 2. Delayed braneb instructions: IMD, ISD, RDA, RSD, DTS, DTS, REG, RTJS, RSDE, and	

Table 5.1 Types of Exception Processing and Priority

 2. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, and BRAF.

 3. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, and BRAF.

Rev. 2.00, 09/04, page 57 of 720

5.1.2 Exception Processing Operations

The exception processing sources are detected and the processing starts according to the timing shown in table 5.2.

Exception	Source	Timing of Source Detection and Start of Processing	
Reset	Power-on reset	Starts when the RES pin changes from low to high or when WDT overflows.	
	Manual reset	Starts when the MRES pin changes from low to high.	
Address error		Detected when instruction is decoded and starts when the	
Interrupts		execution of the previous instruction is completed.	
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction.	
	General illegal instructions	Starts from the decoding of undefined code anytime except after a delayed branch instruction (delay slot).	
	Illegal slot instructions	Starts from the decoding of undefined code placed in a delayed branch instruction (delay slot) or of instructions that rewrite the PC.	

Table 5.2 Timing for Exception Source Detection and Start of Exception Processing

When exception processing starts, the CPU operates as follows:

1. Exception processing triggered by reset:

The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception processing vector table (PC and SP are respectively the H'00000000 and H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses for manual resets). See section 5.1.3, Exception Processing Vector Table, for more information. H'00000000 is then written to the vector base register (VBR) , and H'F (B'1111) is written to the interrupt mask bits (I3 to I0) of the status register (SR). The program begins running from the PC address fetched from the exception processing vector table.

2. Exception processing triggered by address errors, interrupts and instructions: SR and PC are saved to the stack indicated by R15. For interrupt exception processing, the interrupt priority level is written to the SR's interrupt mask bits (I3 to I0). For address error and instruction exception processing, the I3 to I0 bits are not affected. The start address is then fetched from the exception processing vector table and the program begins running from that address.

5.1.3 Exception Processing Vector Table

Before exception processing begins running, the exception processing vector table must be set in memory. The exception processing vector table stores the start addresses of exception service routines. (The reset exception processing table holds the initial values of PC and SP.)

All exception sources are given different vector numbers and vector table address offsets. The vector table addresses are calculated from these vector numbers and vector table address offsets. During exception processing, the start addresses of the exception service routines are fetched from the exception processing vector table that is indicated by this vector table address.

Table 5.3 shows the vector numbers and vector table address offsets. Table 5.4 shows how vector table addresses are calculated.

Table 5.3 Exception Processing Vector Table

RENESAS

Rev. 2.00, 09/04, page 59 of 720

Notes: 1. For flash version only

 2. The vector numbers and vector table address offsets for each on-chip peripheral module interrupt are given in section 6, Interrupt Controller (INTC), and table 6.2, Interrupt Exception Sources, Vector Addresses and Priorities.

Table 5.4 Calculating Exception Processing Vector Table Addresses

Notes: 1. VBR: Vector base register

2. Vector table address offset: See table 5.3.

3. Vector number: See table 5.3.

5.2 Resets

5.2.1 Types of Reset

Resets have the highest priority of any exception source. There are two types of resets: manual resets and power-on resets. As table 5.5 shows, both types of resets initialize the internal status of the CPU. In power-on resets, all registers of the on-chip peripheral modules are initialized; in manual resets, they are not.

Table 5.5 Reset Status

5.2.2 Power-On Reset

Power-On Reset by RES **Pin:** When the RES pin is driven low, the LSI becomes to be a poweron reset state. To reliably reset the LSI, the RES pin should be kept at low for at least the duration of the oscillation settling time when applying power or when in standby mode (when the clock circuit is halted) or at least 20 t_{cyc} when the clock circuit is running. During power-on reset, CPU internal status and all registers of on-chip peripheral modules are initialized. See Appendix B, Pin States, for the status of individual pins during the power-on reset status.

In the power-on reset status, power-on reset exception processing starts when the RES pin is first driven low for a set period of time and then returned to high. The CPU will then operate as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception processing vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception processing vector table.
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3 to I0) of the status register (SR) are set to H'F (B'1111).
- 4. The values fetched from the exception processing vector table are set in PC and SP, then the program begins executing.

Be certain to always perform power-on reset processing when turning the system power on.

Rev. 2.00, 09/04, page 61 of 720

Power-On Reset by WDT: When a setting is made for a power-on reset to be generated in the WDT's watchdog timer mode, and the WDT's TCNT overflows, the LSI becomes to be a poweron reset state.

The pin function controller (PFC) registers and I/O port registers are not initialized by the reset signal generated by the WDT (these registers are initialized only by a power-on reset from outside of the chip).

If reset caused by the input signal at the $\overline{\rm RES}$ pin and a reset caused by WDT overflow occur simultaneously, the RES pin reset has priority, and the WOVF bit in RSTCSR is cleared to 0. When WDT-initiated power-on reset processing is started, the CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception processing vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception processing vector table.
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3-I0) of the status register (SR) are set to H'F (B'1111).
- 4. The values fetched from the exception processing vector table are set in the PC and SP, then the program begins executing.

5.2.3 Manual Reset

When the RES pin is high and the MRES pin is driven low, the LSI enters a manual reset state. To reliably reset the LSI, the MRES pin should be kept at low for at least the duration of the oscillation settling time that is set in WDT in standby mode (when the clock is halted) or at least 20 t_{cyc} when the clock is operating. During manual reset, the CPU internal status is initialized. Registers of on-chip peripheral modules are not initialized. When the LSI enters manual reset status in the middle of a bus cycle, manual reset exception processing does not start until the bus cycle has ended. Thus, manual resets do not abort bus cycles. However, once MRES is driven low, hold the low level until the CPU becomes to be a manual reset mode after the bus cycle ends. (Keep at low level for at least the longest bus cycle). See Appendix B, Pin States, for the status of individual pins during manual reset mode.

In the manual reset status, manual reset exception processing starts when the MRES pin is first kept low for a set period of time and then returned to high. The CPU will then operate in the same procedures as described for power-on resets.

Rev. 2.00, 09/04, page 62 of 720

5.3 Address Errors

5.3.1 The Cause of Address Error Exception

Address errors occur when instructions are fetched or data is read or written, as shown in table 5.6.

Table 5.6 Bus Cycles and Address Errors

Bus Cycle

Note: * See section 9, Bus State Controller (BSC) for more information on the on-chip peripheral module space.

5.3.2 Address Error Exception Processing

When an address error occurs, the bus cycle in which the address error occurred ends, the current instruction finishes, and then address error exception processing starts. The CPU operates as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction.
- 3. The start address of the exception service routine is fetched from the exception processing vector table that corresponds to the occurred address error, and the program starts executing from that address. The jump in this case is not a delayed branch.

5.4 Interrupts

5.4.1 Interrupt Sources

Table 5.7 shows the sources that start the interrupt exception processing. They are NMI, user breaks, H-UDI, IRQ and on-chip peripheral modules.

Table 5.7 Interrupt Sources

Each interrupt source is allocated a different vector number and vector table offset. See section 6, Interrupt Controller (INTC), and table 6.2, Interrupt Exception Sources, Vector Addresses and Priorities, for more information on vector numbers and vector table address offsets.

5.4.2 Interrupt Priority Level

The interrupt priority is predetermined. When multiple interrupts occur simultaneously (overlapped interruptions), the interrupt controller (INTC) determines their relative priorities and starts the exception processing according to the results.

The priority of interrupts is expressed as priority levels 0 to 16, with priority 0 the lowest and priority 16 the highest. The NMI interrupt has priority 16 and cannot be masked, so it is always accepted. The priority level of user break interrupt and H-UDI is 15. IRQ interrupts and on-chip peripheral module interrupt priority levels can be set freely using the INTC's interrupt priority level setting registers A, D to I, and K (IPRA, IPRD to IPRI, and IPRK) as shown in table 5.8. The priority levels that can be set are 0 to 15. Level 16 cannot be set. See section 6.3.4, Interrupt Priority Registers A, D to I, K (IPRA, IPRD to IPRI, IPRK), for more information on IPRA to IPRK.

Table 5.8 Interrupt Priority

5.4.3 Interrupt Exception Processing

When an interrupt occurs, the interrupt controller (INTC) ascertains its priority level. NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, exception processing begins. In interrupt exception processing, the CPU saves SR and the program counter (PC) to the stack. The priority level value of the accepted interrupt is written to SR bits I3 to I0. For NMI, however, the priority level is 16, but the value set in I3 to I0 is H'F (level 15). Next, the start address of the exception service routine is fetched from the exception processing vector table for the accepted interrupt, that address is jumped to and execution begins. See section 6.6, Interrupt Operation, for more information on the interrupt exception processing.

5.5 Exceptions Triggered by Instructions

5.5.1 Types of Exceptions Triggered by Instructions

Exception processing can be triggered by trap instruction, illegal slot instructions, and general illegal instructions, as shown in table 5.9.

5.5.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception processing starts. The CPU operates as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 3. The CPU reads the start address of the exception service routine from the exception processing vector table that corresponds to the vector number specified in the TRAPA instruction, jumps to that address and starts excuting the program. This jump is not a delayed branch.

5.5.3 Illegal Slot Instructions

An instruction placed immediately after a delayed branch instruction is called "instruction placed in a delay slot". When the instruction placed in the delay slot is an undefined code, illegal slot exception processing starts after the undefined code is decoded. Illegal slot exception processing also starts when an instruction that rewrites the program counter (PC) is placed in a delay slot and the instruction is decoded. The CPU handles an illegal slot instruction as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the target address of the delayed branch instruction immediately before the undefined code or the instruction that rewrites the PC.
- 3. The start address of the exception service routine is fetched from the exception processing vector table that corresponds to the exception that occurred. That address is jumped to and the program starts executing. The jump in this case is not a delayed branch.

5.5.4 General Illegal Instructions

When undefined code placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception processing starts. The CPU handles the general illegal instructions in the same procedures as in the illegal slot instructions. Unlike processing of illegal slot instructions, however, the program counter value that is stacked is the start address of the undefined code.

5.6 Cases when Exception Sources Are Not Accepted

When an address error or interrupt is generated directly after a delayed branch instruction or interrupt-disabled instruction, it is sometimes not accepted immediately but stored instead, as shown in table 5.10. In this case, it will be accepted when an instruction that can accept the exception is decoded.

Table 5.10 Generation of Exception Sources Immediately after a Delayed Branch Instruction or Interrupt-Disabled Instruction

2. Interrupt-disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS, and STS.L

5.6.1 Immediately after a Delayed Branch Instruction

When an instruction placed immediately after a delayed branch instruction (delay slot) is decoded, neither address errors nor interrupts are accepted. The delayed branch instruction and the instruction placed immediately after it (delay slot) are always executed consecutively, so no exception processing occurs during this period.

5.6.2 Immediately after an Interrupt-Disabled Instruction

When an instruction placed immediately after an interrupt-disabled instruction is decoded, interrupts are not accepted. Address errors can be accepted.

5.7 Stack Status after Exception Processing Ends

The status of the stack after exception processing ends is shown in table 5.11.

Table 5.11 Stack Status after Exception Processing Ends

5.8 Usage Notes

5.8.1 Value of Stack Pointer (SP)

The value of the stack pointer must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception processing.

5.8.2 Value of Vector Base Register (VBR)

The value of the vector base register must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception processing.

5.8.3 Address Errors Caused by Stacking of Address Error Exception Processing

When the value of the stack pointer is not a multiple of four, an address error will occur during stacking of the exception processing (interrupts, etc.) and address error exception processing will start after the first exception processing is ended. Address errors will also occur in the stacking for this address error exception processing. To ensure that address error exception processing does not go into an endless loop, no address errors are accepted at that point. This allows program control to be shifted to the service routine for address error exception and enables error processing.

When an address error occurs during exception processing stacking, the stacking bus cycle (write) is executed. During stacking of the status register (SR) and program counter (PC), the value of SP is reduced by 4 for both of SR and PC, therefore the value of SP is still not a multiple of four after the stacking. The address value output during stacking is the SP value, so the address itself where the error occurred is output. This means that the write data stacked is undefined.

Rev. 2.00, 09/04, page 72 of 720

Section 6 Interrupt Controller (INTC)

The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt requests to the CPU.

6.1 Features

- 16 levels of interrupt priority
- NMI noise canceler function
- Occurrence of interrupt can be reported externally (\overline{IRQOUT} pin)

Figure 6.1 shows a block diagram of the INTC.

Figure 6.1 INTC Block Diagram

6.2 Input/Output Pins

Table 6.1 shows the INTC pin configuration.

Table 6.1 Pin Configuration

6.3 Register Descriptions

The interrupt controller has the following registers. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Interrupt control register 1 (ICR1)
- Interrupt control register 2 (ICR2)
- IRO status register (ISR)
- Interrupt priority register A (IPRA)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register F (IPRF)
- Interrupt priority register G (IPRG)
- Interrupt priority register H (IPRH)
- Interrupt priority register I (IPRI)
- Interrupt priority register K (IPRK)

6.3.1 Interrupt Control Register 1 (ICR1)

Initial

ICR1 is a 16-bit register that sets the input signal detection mode of the external interrupt input pins NMI and $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ3}}$ and indicates the input signal level at the NMI pin.

6.3.2 Interrupt Control Register 2 (ICR2)

ICR2 is a 16-bit register that sets the edge detection mode of the external interrupt input pins $\overline{IRQ0}$ to IRQ3. ICR2 is, however, valid only when IRQ interrupt request detection mode is set to the edge detection mode by the sense select bits of IRQ0 to IRQ 3 in Interrupt control register 1 (ICR1). If the IRQ interrupt request detection mode has been set to low level detection mode, the setting of ICR2 is ignored.

6.3.3 IRQ Status Register (ISR)

ISR is a 16-bit register that indicates the interrupt request status of the external interrupt input pins IRQ0 to IRQ3. When IRQ interrupts are set to edge detection, held interrupt requests can be withdrawn by writing 0 to IRQnF after reading $IRQnF = 1$.

6.3.4 Interrupt Priority Registers A, D to I, K (IPRA, IPRD to IPRI, IPRK)

Interrupt priority registers are nine 16-bit readable/writable registers that set priority levels from 0 to 15 for interrupts except NMI. For the correspondence between interrupt request sources and IPR, refer to table 6.2 Interrupt Request Sources, Vector Address, and Interrupt Priority Level. Each of the corresponding interrupt priority ranks are established by setting a value from H'0 to H'F in each of the four-bit groups 15 to 12, 11 to 8, 7 to 4 and 3 to 0. Reserved bits that are not assigned should be set H'0 (B'0000.)

Rev. 2.00, 09/04, page 80 of 720

Note: Name in the tables above is represented by a general name. Name in the list of register is, on the other hand, represented by a module name.

6.4 Interrupt Sources

6.4.1 External Interrupts

There are five types of interrupt sources: NMI, user breaks, H-UDI, IRQ, and on-chip peripheral modules. Each interrupt has a priority expressed as a priority level (0 to 16, with 0 the lowest and 16 the highest). Giving an interrupt a priority level of 0 masks it.

NMI Interrupts: The NMI interrupt has priority 16 and is always accepted. Input at the NMI pin is detected by edge. Use the NMI edge select bit (NMIE) in the interrupt control register 1 (ICR1) to select either the rising or falling edge. NMI interrupt exception processing sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15.

IRQ3 to IRQ0 Interrupts: IRQ interrupts are requested by input from pins $\overline{IRQ0}$ to $\overline{IRQ3}$. Set the IRQ sense select bits (IRQ0S to IRQ3S) of the interrupt control register 1 (ICR1) and IRQ edge select bit (IRQ0ES[1:0] to IRQ3ES[1:0]) of the interrupt control register 2 (ICR2) to select low level detection, falling edge detection, or rising edge detection for each pin. The priority level can be set from 0 to 15 for each pin using the interrupt priority registers A (IPRA).

When IRQ interrupts are set to low level detection, an interrupt request signal is sent to the INTC during the period the IRQ pin is low level. Interrupt request signals are not sent to the INTC when the IRQ pin becomes high level. Interrupt request levels can be confirmed by reading the IRQ flags (IRQ0F to IRQ3F) of the IRQ status register (ISR).

When IRQ interrupts are set to falling edge detection, interrupt request signals are sent to the INTC upon detecting a change on the IRQ pin from high to low level. The results of detection for IRQ interrupt request are maintained until the interrupt request is accepted. It is possible to confirm that IRQ interrupt requests have been detected by reading the IRQ flags (IRQ0F to IRQ3F) of the IRQ status register (ISR), and by writing a 0 after reading a 1, IRQ interrupt request detection results can be withdrawn.

In IRQ interrupt exception processing, the interrupt mask bits (I3 to I0) of the status register (SR) are set to the priority level value of the accepted IRQ interrupt. Figure 6.2 shows the block diagram of this IRQ3 to IRQ0 interrupts.

Rev. 2.00, 09/04, page 82 of 720

Figure 6.2 Block Diagram of IRQ3 to IRQ0 Interrupts Control

6.4.2 On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are interrupts generated by the following on-chip peripheral modules.

As a different interrupt vector is assigned to each interrupt source, the exception service routine does not have to decide which interrupt has occurred. Priority levels between 0 and 15 can be assigned to individual on-chip peripheral modules in interrupt priority registers A, D to I, K (IPRA, IPRD to IPRI, IPRK). On-chip peripheral module interrupt exception processing sets the interrupt mask level bits (I3 to I0) in the status register (SR) to the priority level value of the onchip peripheral module interrupt that was accepted.

6.4.3 User Break Interrupt

A user break interrupt has a priority of level 15, and occurs when the break condition set in the user break controller (UBC) is satisfied. User break interrupt requests are detected by edge and are held until accepted. User break interrupt exception processing sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15. For more details about the user break interrupt, see section 7, User Break Controller (UBC).

6.4.4 H-UDI Interrupt

High-performance user debugging interface (H-UDI) interrupt has a priority level of 15, and occurs when an H-UDI interrupt instruction is serially input. H-UDI interrupt requests are detected by edge and are held until accepted. H-UDI exception processing sets the interrupt mask level bits (I3-I0) in the status register (SR) to level 15. For more details about the H-UDI interrupt, see section 22, High-Performance User Debug Interface (H-UDI).

6.5 Interrupt Exception Processing Vectors Table

Table 6.2 lists interrupt sources and their vector numbers, vector table address offsets and interrupt priorities.

Each interrupt source is allocated a different vector number and vector table address offset. Vector table addresses are calculated from the vector numbers and address offsets. In interrupt exception processing, the exception service routine start address is fetched from the vector table indicated by the vector table address. For the details of calculation of vector table address, see table 5.4, Calculating Exception Processing Vector Table Addresses in the section 5 Exception Processing.

IRQ interrupts and on-chip peripheral module interrupt priorities can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers A, D to I, K (IPRA, IPRD to IPRI, IPRK). However, the smaller vector number has interrupt source, the higher priority ranking is assigned among two or more interrupt sources specified by the same IPR, and the priority ranking cannot be changed. A power-on reset assigns priority level 0 to IRQ interrupts and on-chip peripheral module interrupts. If the same priority level is assigned to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priority order indicated in table 6.2.

Table 6.2 Interrupt Exception Processing Vectors and Priorities

6.6 Interrupt Operation

6.6.1 Interrupt Sequence

The sequence of interrupt operations is explained below. Figure 6.3 is a flowchart of the operations.

- 1. The interrupt request sources send interrupt request signals to the interrupt controller.
- 2. The interrupt controller selects the highest priority interrupt in the interrupt requests sent, according to the priority levels set in interrupt priority level setting registers A, D to I, K (IPRA, IPRD to IPRI, IPRK). Interrupts that have lower-priority than that of the selected interrupt are ignored.* If interrupts that have the same priority level or interrupts within a same module occur simultaneously, the interrupt with the highest priority is selected according to the default priority order indicated in table 6.2.
- 3. The interrupt controller compares the priority level of the selected interrupt request with the interrupt mask bits (I3 to I0) in the CPU's status register (SR). If the request priority level is equal to or less than the level set in I3 to I0, the request is ignored. If the request priority level is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt and sends an interrupt request signal to the CPU.
- 4. When the interrupt controller accepts an interrupt, a low level is output from the IRQOUT pin.
- 5. The CPU detects the interrupt request sent from the interrupt controller when CPU decodes the instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception processing (figure 6.5).
- 6. SR and PC are saved onto the stack.
- 7. The priority level of the accepted interrupt is copied to the interrupt mask level bits (I3 to I0) in the status register (SR).
- 8. When the accepted interrupt is sensed by level or is from an on-chip peripheral module, a high level is output from the IRQOUT pin. When the accepted interrupt is sensed by edge, a high level is output from the IRQOUT pin at the moment when the CPU starts interrupt exception processing instead of instruction execution as noted in (5) above. However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepting, the IRQOUT pin holds low level.
- 9. The CPU reads the start address of the exception service routine from the exception vector table for the accepted interrupt, jumps to that address, and starts executing the program. This jump is not a delay branch.
- Note: * Interrupt requests that are designated as edge-detect type are held pending until the interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing the IRQ status register (ISR). Interrupts held pending due to edge detection are cleared by a power-on reset or a manual reset.

Rev. 2.00, 09/04, page 88 of 720

However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepted and has output an interrupt request to the CPU, the IRQOUT pin holds low level.

Figure 6.3 Interrupt Sequence Flowchart

6.6.2 Stack after Interrupt Exception Processing

Figure 6.4 Stack after Interrupt Exception Processing

6.7 Interrupt Response Time

Table 6.3 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception processing starts and fetching of the first instruction of the interrupt service routine begins. Figure 6.5 shows an example of the pipeline operation when an IRQ interrupt is accepted.

Table 6.3 Interrupt Response Time

m4: Fetch first instruction of interrupt service routine

Figure 6.5 Example of the Pipeline Operation when an IRQ Interrupt is Accepted

6.8 Data Transfer with Interrupt Request Signals

The following data transfers can be done using interrupt request signals:

• Activate DTC only, CPU interrupts according to DTC settings

The INTC masks CPU interrupts when the corresponding DTE bit is 1. The conditions for clearing DTE and interrupt source flag are listed below.

DTE clear condition = DTC transfer end • DTECLR

Interrupt source flag clear condition = DTC transfer end \bullet DTECLR

Where: $DTECLR = DISEL + counter 0$.

Figure 6.6 shows a control block diagram.

Figure 6.6 Interrupt Control Block Diagram

6.8.1 Handling Interrupt Request Signals as Sources for DTC Activating and CPU Interrupt

- 1. For DTC, set the corresponding DTE bits and DISEL bits to 1.
- 2. Activating sources are applied to the DTC when interrupts occur.
- 3. When the DTC performs a data transfer, it clears the DTE bit to 0 and sends an interrupt request to the CPU. The activating source is not cleared.
- 4. The CPU clears interrupt sources in the interrupt processing routine then confirms the transfer counter value. When the transfer counter value is not 0, the CPU sets the DTE bit to 1 and allows the next data transfer. If the transfer counter value $= 0$, the CPU performs the necessary end processing in the interrupt processing routine.

6.8.2 Handling Interrupt Request Signals as Source for DTC Activating, but Not CPU Interrupt

- 1. For DTC, set the corresponding DTE bits to 1 and clear the DISEL bits to 0.
- 2. Activating sources are applied to the DTC when interrupts occur.
- 3. When the DTC performs a data transfer, it clears the activating source. An interrupt request is not sent to the CPU, because the DTE bit is hold to 1.
- 4. However, when the transfer counter value = 0 the DTE bit is cleared to 0 and an interrupt request is sent to the CPU.
- 5. The CPU performs the necessary end processing in the interrupt processing routine.

6.8.3 Handling Interrupt Request Signals as Source for CPU Interrupt but Not DTC Activating

- 1. For DTC, clear the corresponding DTE bits to 0.
- 2. When interrupts occur, interrupt requests are sent to the CPU.
- 3. The CPU clears the interrupt source and performs the necessary processing in the interrupt processing routine.

Section 7 User Break Controller (UBC)

The user break controller (UBC) provides functions that make program debugging easier. By setting break conditions in the UBC, a user break interrupt is generated according to the contents of the bus cycle generated by the CPU or DTC. This function makes it easy to design an effective self-monitoring debugger, and customers of the chip can easily debug their programs without using a large in-circuit emulator.

7.1 Overview

- There are 5 types of break compare conditions as follows:
	- Address
	- CPU cycle or DTC cycle
	- Instruction fetch or data access
	- Read or write
	- Operand size: longword/word/byte
- User break interrupt generated upon satisfying break conditions
- User break interrupt generated before an instruction is executed by selecting break in the CPU instruction fetch.
- Satisfaction of a break condition can be output to the $\overline{\text{UBCTRG}}$ pin.
- Module standby mode can be set

Figure 7.1 shows a block diagram of the UBC.

Figure 7.1 User Break Controller Block Diagram

7.2 Register Descriptions

The UBC has the following registers. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- User break address register H (UBARH)
- User break address register L (UBARL)
- User break address mask register H (UBAMRH)
- User break address mask register L (UBAMRL)
- User break bus cycle register (UBBR)
- User break control register (UBCR)

7.2.1 User Break Address Register (UBAR)

The user break address register (UBAR) consists of two registers: user break address register H (UBARH) and user break address register L (UBARL). Both are 16-bit readable/writable registers. UBARH specifies the upper bits (bits 31 to 16) of the address for the break condition, while UBARL specifies the lower bits (bits 15 to 0). The initial value of UBAR is H'00000000.

- UBARH Bits 15 to 0: specifies user break address 31 to 16 (UBA31 to UBA16)
- UBARL Bits 15 to 0: specifies user break address 15 to 0 (UBA15 to UBA0)

7.2.2 User Break Address Mask Register (UBAMR)

The user break address mask register (UBAMR) consists of two registers: user break address mask register H (UBAMRH) and user break address mask register L (UBAMRL). Both are 16-bit readable/writable registers. UBAMRH specifies whether to mask any of the break address bits set in UBARH, and UBAMRL specifies whether to mask any of the break address bits set in UBARL.

- UBAMRH Bits 15 to 0: specifies user break address mask 31 to 16 (UBM31 to UBM16)
- UBAMRL Bits 15 to 0: specifies user break address mask 15 to 0 (UBM15 to UBM0)

7.2.3 User Break Bus Cycle Register (UBBR)

The user break bus cycle register (UBBR) is a 16-bit readable/writable register that sets the four break conditions.

Note: * When breaking on an instruction fetch, clear the SZ0 bit to 0. All instructions are considered to be accessed in word-size (even when there are instructions in on-chip memory and two instruction fetches are performed simultaneously in one bus cycle). Operand size is word for instructions or determined by the operand size specified for the CPU/DTC data access. It is not determined by the bus width of the space being accessed.

7.2.4 User Break Control Register (UBCR)

The user break control register (UBCR) is a 16-bit readable/writable register that (1) enables or disables user break interrupts and (2) sets the pulse width of the UBCTRG signal output in the event of a break condition match.

7.3 Operation

7.3.1 Flow of the User Break Operation

The flow from setting of break conditions to user break interrupt exception processing is described below:

- 1. The user break addresses are set in the user break address register (UBAR), the desired masked bits in the addresses are set in the user break address mask register (UBAMR) and the breaking bus cycle type is set in the user break bus cycle register (UBBR). If even one of the three groups of the UBBR's CPU cycle/DTC cycle select bits (CP1, CP0), instruction fetch/data access select bits (ID1, ID0), and read/write select bits (RW1, RW0) is set to 00 (no user break generated), no user break interrupt will be generated even if all other conditions are satisfied. When using user break interrupts, always be certain to establish bit conditions for all of these three groups.
- 2. The UBC uses the method shown in figure 7.2 to determine whether set conditions have been satisfied or not. When the set conditions are satisfied, the UBC sends a user break interrupt request signal to the interrupt controller (INTC). At the same time, a condition match signal is output at the UBCTRG pin with the pulse width set in bits CKS1 and CKS0.
- 3. The interrupt controller checks the accepted user break interrupt request signal's priority level. The user break interrupt has priority level 15, so it is accepted only if the interrupt mask level in bits I3–I0 in the status register (SR) is 14 or lower. When the I3–I0 bit level is 15, the user break interrupt cannot be accepted but it is held pending until user break interrupt exception processing can be carried out. Consequently, user break interrupts within NMI exception service routines cannot be accepted, since the I3–I0 bit level is 15. However, if the I3–I0 bit level is changed to 14 or lower at the start of the NMI exception service routine, user break interrupts become acceptable thereafter. See section 6, Interrupt Controller (INTC), for the details on the handling of priority levels.
- 4. The INTC sends the user break interrupt request signal to the CPU, which begins user break interrupt exception processing upon receipt. See section 6.6, Interrupt Operation, for the details on interrupt exception processing.

RENESAS

Rev. 2.00, 09/04, page 101 of 720

Figure 7.2 Break Condition Determination Method

7.3.2 Break on On-Chip Memory Instruction Fetch Cycle

Data in on-chip memory (on-chip ROM and/or RAM) is always accessed as 32-bits data in one bus cycle. Therefore, two instructions can be retrieved in one bus cycle when fetching instructions from on-chip memory. At such times, only one bus cycle is generated, but it is possible to cause independent breaks by setting the start addresses of both instructions in the user break address register (UBAR). In other words, when wanting to effect a break using the latter of two addresses retrieved in one bus cycle, set the start address of that instruction in UBAR. The break will occur after execution of the former instruction.

7.3.3 Program Counter (PC) Values Saved

Break on Instruction Fetch: The program counter (PC) value saved to the stack in user break interrupt exception processing is the address that matches the break condition. The user break interrupt is generated before the fetched instruction is executed. If a break condition is set in an instruction fetch cycle placed immediately after a delayed branch instruction (delay slot), or on an instruction that follows an interrupt-disabled instruction, however, the user break interrupt is not accepted immediately, but the break condition establishing instruction is executed. The user break interrupt is accepted after execution of the instruction that has accepted the interrupt. In this case, the PC value saved is the start address of the instruction that will be executed after the instruction that has accepted the interrupt.

Break on Data Access (CPU/DTC): The program counter (PC) value is the top address of the next instruction after the last instruction executed before the user break exception processing started. When data access (CPU/DTC) is set as a break condition, the place where the break will occur cannot be specified exactly. The break will occur at the instruction fetched close to where the data access that is to receive the break occurs.

7.4 Examples of Use

Break on CPU Instruction Fetch Cycle

A user break interrupt will occur before the instruction at address H'00000404. If it is possible for the instruction at H'00000402 to accept an interrupt, the user break exception processing will be executed after execution of that instruction. The instruction at H'00000404 is not executed. The PC value saved is H'00000404.

A user break interrupt does not occur because the instruction fetch cycle is not a write cycle.

A user break interrupt does not occur because the instruction fetch was performed for an even address. However, if the first instruction fetch address after the branch is an odd address set by these conditions, user break interrupt exception processing will be carried out after address error exception processing.

Break on CPU Data Access Cycle

A user break interrupt occurs when word data is written into address H'00123456.

A user break interrupt does not occur because the word access was performed on an even address.

Break on DTC Cycle

A user break interrupt occurs when longword data is read from address H'0076BCDC.

A user break interrupt does not occur because no instruction fetch is performed in the DTC cycle.

Rev. 2.00, 09/04, page 105 of 720

7.5 Usage Notes

7.5.1 Simultaneous Fetching of Two Instructions

Two instructions may be simultaneously fetched in instruction fetch operation. Once a break condition is set on the latter of these two instructions, a user break interrupt will occur before the latter instruction, even though the contents of the UBC registers are modified to change the break conditions immediately after the fetching of the former instruction.

7.5.2 Instruction Fetches at Branches

When a conditional branch instruction or TRAPA instruction causes a branch, the order of instruction fetching and execution is as follows:

- 1. When branching with a conditional branch instruction: BT and BF instructions When branching with a TRAPA instruction: TRAPA instruction
	- A. Instruction fetch order

Branch instruction fetch \rightarrow next instruction overrun fetch \rightarrow overrun fetch of instruction after the next \rightarrow branch destination instruction fetch

B. Instruction execution order

Branch instruction execution \rightarrow branch destination instruction execution

- 2. When branching with a delayed conditional branch instruction: BT/S and BF/S instructions
	- A. Instruction fetch order

Branch instruction fetch \rightarrow next instruction fetch (delay slot) \rightarrow overrun fetch of instruction after the next \rightarrow branch destination instruction fetch

B. Instruction execution order

Branch instruction execution \rightarrow delay slot instruction execution \rightarrow branch destination instruction execution

Thus, when a conditional branch instruction or TRAPA instruction causes a branch, the branch destination instruction will be fetched after an overrun fetch of the next instruction or the instruction after the next. However, as the instruction that is the object of the break does not break until fetching and execution of the instruction have been confirmed, the overrun fetches described above do not become objects of a break.

If data accesses are also included in break conditions besides instruction fetch, a break will occur because the instruction overrun fetch is also regarded as satisfying the data break condition.

Rev. 2.00, 09/04, page 106 of 720

7.5.3 Contention between User Break and Exception Processing

If a user break is set for the fetch of a particular instruction, and exception processing with higher priority than a user break is in contention and is accepted in the decode stage for that instruction (or the next instruction), user break exception processing may not be performed after completion of the higher-priority exception service routine (on return by RTE).

Thus, if a user break condition is specified to the branch destination instruction fetch after a branch (BRA, BRAF, BT, BF, BT/S, BF/S, BSR, BSRF, JMP, JSR, RTS, RTE, exception processing), and that branch instruction accepts an exception processing with higher priority than a user break interrupt, user break exception processing is not performed after completion of the exception service routine.

Therefore, a user break condition should not be set for the fetch of the branch destination instruction after a branch.

7.5.4 Break at Non-Delay Branch Instruction Jump Destination

When a branch instruction without delay slot (including exception processing) jumps to the destination instruction by executing the branch, a user break will not be generated even if a user break condition has been set for the first jump destination instruction fetch.

7.5.5 User Break Trigger Output

Information on internal bus condition matches monitored by the UBC is output as UBCTRG. The trigger width can be set with clock select bits 1 and 0 (CKS1, CKS0) in the user break control register (UBCR).

If a condition match occurs again during trigger output, the \overline{UBCTRG} pin continues to output a low level, and outputs a pulse of the length set in bits CKS1 and CKS0 from the cycle in which the last condition match occurs.

The trigger output conditions differ from those in the case of a user break interrupt when a CPU instruction fetch condition is satisfied. When a condition match occurs in an overrun fetch instruction as described in Section 7.5.2, Instruction Fetch at Branches, a user break interrupt is not requested but a trigger is output from the UBCTRG pin.

In other CPU data accesses and DTC bus cycles, pulse is output under the conditions similar to user break interrupt conditions.

Setting the user break interrupt disable (UBID) bit to 1 in UBCR enables trigger output to be monitored externally without requesting a user break interrupt.

Rev. 2.00, 09/04, page 107 of 720

7.5.6 Module Standby Mode Setting

The UBC can set the module disable/enable by using the module standby control register 2 (MSTCR2). By releasing the module standby mode, register access becomes to be enabled.

By setting the MSTP0 bit of MSTCR2 to 1, the UBC is in the module standby mode in which the clock supply is halted. See section 24, Power-Down Modes, for further details.

Section 8 Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software, to transfer data.

Figure 8.1 shows a block diagram of the DTC.

The DTC's register information is stored in the on-chip RAM. When the DTC is used, the RAME bit in SYSCR must be set to 1.

8.1 Features

- Transfer possible over any number of channels
- Three transfer modes Normal, repeat, and block transfer modes available
- One activation source can trigger a number of data transfers (chain transfer)
- Direct specification of 32-bit address space possible
- Activation by software is possible
- Transfer can be set in byte, word, or longword units
- The interrupt that activated the DTC can be requested to the CPU
- Module standby mode can be set

Figure 8.1 Block Diagram of DTC

8.2 Register Descriptions

DTC has the following registers.

- DTC mode register (DTMR)
- DTC source address register (DTSAR)
- DTC destination address register (DTDAR)
- DTC initial address register (DTIAR)
- DTC transfer count register A (DTCRA)
- DTC transfer count register B (DTCRB)

These six registers cannot be directly accessed from the CPU.

When activated, the DTC transfer desired set of register information that is stored in an on-chip RAM to the corresponding DTC registers. After the data transfer, it writes a set of updated register information back to the RAM.

- DTC enable register A (DTEA)
- DTC enable register B (DTEB)
- DTC enable register C (DTEC)
- DTC enable register D (DTED)
- DTC enable register E (DTEE)
- DTC enable register F (DTEF)
- DTC control/status register (DTCSR)
- DTC information base register (DTBR)

For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

8.2.1 DTC Mode Register (DTMR)

DTMR is a 16-bit register that selects the DTC operating mode.

RENESAS

Rev. 2.00, 09/04, page 112 of 720

RENESAS

[Legend]

X: Don't care

8.2.2 DTC Source Address Register (DTSAR)

The DTC source address register (DTSAR) is a 32-bit register that specifies the DTC transfer source address. Specify an even address in case the transfer size is word; specify a multiple-offour address in case of longword. The initial value is undefined.

8.2.3 DTC Destination Address Register (DTDAR)

The DTC destination address register (DTDAR) is a 32-bit register that specifies the DTC transfer destination address. Specify an even address in case the transfer size is word; specify a multipleof-four address in case of longword. The initial value is undefined.

8.2.4 DTC Initial Address Register (DTIAR)

The DTC initial address register (DTIAR) is a 32-bit register that specifies the initial transfer source/transfer destination address in repeat mode. In repeat mode, when the DTS bit is set to 1, specify the initial transfer source address in the repeat area, and when the DTS bit is cleared to 0, specify the initial transfer destination address in the repeat area. The initial value is undefined.

8.2.5 DTC Transfer Count Register A (DTCRA)

DTCRA is a 16-bit register that designates the number of times data is to be transferred by the DTC. The initial value is undefined.

In normal mode, the entire DTCRA functions as a 16-bit transfer counter (1 to 65536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000. The number of transfers is 1 when the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000.

In repeat mode, DTCRAH maintains the transfer count and DTCRAL functions as an 8-bit transfer counter. The number of transfers is 1 when the set value is $DTCRAH = DTCRAL = H'01$, 255 when they are H'FF, and 256 when it is H'00.

In block transfer mode, it functions as a 16-bit transfer counter. The number of transfers is 1 when the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000.

8.2.6 DTC Transfer Count Register B (DTCRB)

The DTCRB is a 16-bit register that designates the block length in block transfer mode. The block length is 1 when the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000. The initial value is undefined.

Rev. 2.00, 09/04, page 114 of 720

8.2.7 DTC Enable Registers (DTER)

DTER which is comprised of seven registers, DTEA to DTEF, is a register that specifies DTC activation interrupt sources. The correspondence between interrupt sources and DTE bits is shown in table 8.1.

Example: DTEB3 in DTEB, etc.

8.2.8 DTC Control/Status Register (DTCSR)

The DTCSR is a 16-bit readable/writable register that disables/enables DTC activation by software and sets the DTC vector addresses for software activation. It also indicates the DTC transfer status.

Notes: 1. For the NMIF and AE bits, only a 0 write after a 1 read is possible.

 2. For the SWDTE bit, a 1 write is always possible, but a 0 write is possible only after a 1 is read.

8.2.9 DTC Information Base Register (DTBR)

The DTBR is a 16-bit readable/writable register that specifies the upper 16 bits of the memory address containing DTC transfer information. Always access the DTBR in word or longword units. If it is accessed in byte units the register contents will become undefined at the time of a write, and undefined values will be read out upon reads. The initial value is undefined.

8.3 Operation

8.3.1 Activation Sources

The DTC operates when activated by an interrupt or by a write to DTCSR by software. An interrupt request can be directed to the CPU or DTC, as designated by the corresponding DTER bit. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or corresponding DTER bit is cleared. The activation source flag, in the case of RXI 2, for example, is the RDRF flag of SCI2.

When a DTC is activated by an interrupt, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities.

Figure 8.2 shows a block diagram of activation source control. For details see section 6, Interrupt Controller (INTC).

Figure 8.2 Activating Source Control Block Diagram

8.3.2 Location of Register Information and DTC Vector Table

Figure 8.3 shows the allocation of register information in memory space. The register information start addresses are designated by DTBR for the upper 16 bits, and the DTC vector table for the lower 16 bits.

The allocation in order from the register information start address in normal mode is DTMR, DTCRA, 4 bytes empty (no effect on DTC operation), DTSAR, then DTDAR. In repeat mode it is DTMR, DTCRA, DTIAR, DTSAR, and DTDAR. In block transfer mode, it is DTMR, DTCRA, 2 bytes empty (no effect on DTC operation), DTCRB, DTSAR, then DTDAR.

Fundamentally, certain RAM areas are designated for addresses storing register information.

Rev. 2.00, 09/04, page 118 of 720

Figure 8.3 DTC Register Information Allocation in Memory Space

Figure 8.4 shows the correspondence between DTC vector addresses and register information allocation. For each DTC activating source there are 2 bytes in the DTC vector table, which contain the register information start address.

Table 8.1 shows the correspondence between activating sources and vector addresses. When activating with software, the vector address is calculated as H'0400 + DTVEC[7:0].

Through DTC activation, a register information start address is read from the vector table, then register information placed in memory space is read from that register information start address. Always designate register information start addresses in multiples of four.

Figure 8.4 Correspondence between DTC Vector Address and Transfer Information

Activating Source Generator	Activating Source	DTC Vector Address	DTE Bit	Transfer Source	Transfer Destination	Priority
MTU (CH4)	TGI4A	H'00000400	DTEA7	Arbitrary*	Arbitrary*	High
	TGI4B	H'00000402	DTEA6	Arbitrary*	Arbitrary*	
	TGI4C	H'00000404	DTEA5	Arbitrary*	Arbitrary*	
	TGI4D	H'00000406	DTEA4	Arbitrary*	Arbitrary*	
	TGI4V	H'00000408	DTEA3	Arbitrary*	Arbitrary*	
MTU (CH3)	TGI3A	H'0000040A	DTEA2	Arbitrary*	Arbitrary*	
	TGI3B	H'0000040C	DTEA1	Arbitrary*	Arbitrary*	
	TGI3C	H'0000040E	DTEA0	Arbitrary*	Arbitrary*	
	TGI3D	H'00000410	DTEB7	Arbitrary*	Arbitrary*	
MTU (CH2)	TGI ₂ A	H'00000412	DTEB6	Arbitrary*	Arbitrary*	
	TGI ₂ B	H'00000414	DTEB5	Arbitrary*	Arbitrary*	
MTU (CH1)	TGI1A	H'00000416	DTEB4	Arbitrary*	Arbitrary*	
	TGI1B	H'00000418	DTEB ₃	Arbitrary*	Arbitrary*	
MTU (CH0)	TGI0A	H'0000041A	DTEB ₂	Arbitrary*	Arbitrary*	
	TGI0B	H'0000041C	DTEB1	Arbitrary*	Arbitrary*	
	TGIOC	H'0000041E	DTEB ₀	Arbitrary*	Arbitrary*	
	TGIOD	H'00000420	DTEC7	Arbitrary*	Arbitrary*	
A/D converter (CHO)	ADI0	H'00000422	DTEC6	ADDR	Arbitrary*	
External pin	IRQ0	H'00000424	DTEC ₅	Arbitrary*	Arbitrary*	
	IRQ1	H'00000426	DTEC4	Arbitrary*	Arbitrary*	
	IRQ ₂	H'00000428	DTEC ₃	Arbitrary*	Arbitrary*	
	IRQ3	H'0000042A	DTEC ₂	Arbitrary*	Arbitrary*	
	(Reserved by system)	H'0000042C	DTEC1	Arbitrary*	Arbitrary*	
	(Reserved by system)	H'0000042E	DTEC0	Arbitrary*	Arbitrary*	
	(Reserved by system)	H'00000430	DTED7	Arbitrary*	Arbitrary*	
	(Reserved by system)	H'00000432	DTED6	Arbitrary*	Arbitrary*	
CMT (CH0)	CMI0	H'00000434	DTED5	Arbitrary*	Arbitrary*	
CMT (CH1)	CMI1	H'00000436	DTED4	Arbitrary*	Arbitrary*	Low

Table 8.1 Interrupt Sources, DTC Vector Addresses, and Corresponding DTEs

Rev. 2.00, 09/04, page 120 of 720

Note: * External memory, memory-mapped external devices, on-chip memory, on-chip peripheral modules (excluding DTC)

8.3.3 DTC Operation

Register information is stored in an on-chip RAM. When activated, the DTC reads register information in an on-chip RAM and transfers data. After the data transfer, it writes updated register information back to the RAM.

Pre-storage of register information in the RAM makes it possible to transfer data over any required number of channels. The transfer mode can be specified as normal, repeat, and block transfer mode. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation source (chain transfer).

The 32-bit DTSAR designates the DTC transfer source address and the 32-bit DTDAR designates the transfer destination address. After each transfer, DTSAR and DTDAR are independently incremented, decremented, or left fixed depending on its register information.

Figure 8.5 DTC Operation Flowchart

Rev. 2.00, 09/04, page 122 of 720

Normal Mode: Performs the transfer of one byte, one word, or one longword for each activation. The total transfer count is 1 to 65536. Once the specified number of transfers have ended, a CPU interrupt can be requested.

	Function	Values Written Back upon a Transfer Information Write			
Register		When DTCRA is other than 1	When DTCRA is 1		
DTMR	Operation mode control	DTMR	DTMR		
DTCRA	Transfer count	$DTCRA - 1$	$DTCRA - 1 (= H'0000)$		
DTSAR	Transfer source address	Increment/decrement/fixed	Increment/decrement/fixed		
DTDAR	Transfer destination address	Increment/decrement/fixed	Increment/decrement/fixed		

Table 8.2 Normal Mode Register Functions

Figure 8.6 Memory Mapping in Normal Mode

Repeat Mode: Performs the transfer of one byte, one word, or one longword for each activation. Either the transfer source or transfer destination is designated as the repeat area. Table 8.3 lists the register information in repeat mode.

From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the initial state of the transfer counter and the address register specified as the repeat area is restored, and transfer is repeated. In repeat mode the transfer counter value does not reach H'00, and therefore CPU interrupts cannot be requested when $DISEL = 0$.

Table 8.3 Repeat Mode Register Functions

Figure 8.7 Memory Mapping in Repeat Mode

Block Transfer Mode: Performs the transfer of one block for each one activation. Either the transfer source or transfer destination is designated as the block area.

The block length is specified between 1 and 65536. When the transfer of one block ends, the initial state of the block size counter and the address register specified as the block area is restored. The other address register is then incremented, decremented, or left fixed.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt is requested.

Figure 8.8 Memory Mapping in Block Transfer Mode

Rev. 2.00, 09/04, page 125 of 720

Chain Transfer: Setting the CHNE bit to 1 enables a number of data transfers to be performed consecutively in a single activation source. DTSAR, DTDAR, DTMR, DTCRA, and DTCRB can be set independently.

Figure 8.9 shows the chain transfer.

When activated, the DTC reads the register information start address stored at the vector address, and then reads the first register information at that start address. After the data transfer, the CHNE bit will be tested. When it has been set to 1, DTC reads next register information located in a consecutive area and performs the data transfer. These sequences are repeated until the CHNE bit is cleared to 0.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.

Figure 8.9 Chain Transfer

8.3.4 Interrupt Source

An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers, or a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and interrupt controller priority level control.

In the case of activation by software, a software activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of transfers have ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.

Note: When the DTCR contains a value equal to or greater than 2, the SWDTE bit is automatically cleared to 0. When the DTCR is set to 1, the SWDTE bit is again set to 1.

8.3.5 Operation Timing

When register information is located in on-chip RAM, each mode requires 4 cycles for transfer information reads, and 3 cycles for writes.

Figure 8.10 DTC Operation Timing Example (Normal Mode)

8.3.6 DTC Execution State Counts

Table 8.5 shows the execution state for one DTC data transfer. Furthermore, Table 8.6 shows the state counts needed for execution state.

Table 8.5 Execution State of DTC

N: block size (default set values of DTCRB)

Table 8.6 State Counts Needed for Execution State

Notes: 1. Two state access module: port, INT, CMT, SCI, etc.

2. Three state access module: WDT, UBC, etc.

The execution state count is calculated using the following formula. Σ indicates the number of transfers by one activating source (count $+1$ when CHNE bit is set to 1).

Execution state count = $I \cdot S_1 + \Sigma (J \cdot S_1 + K \cdot S_2 + L \cdot S_1) + M \cdot S_M$

Rev. 2.00, 09/04, page 128 of 720

8.4 Procedures for Using DTC

8.4.1 Activation by Interrupt

The procedure for using the DTC with interrupt activation is as follows:

- 1. Set the DTMR, DTCRA, DTSAR, DTDAR, DTCRB, and DTIAR register information in memory space.
- 2. Establish the register information start address with DTBR and the DTC vector table.
- 3. Set the corresponding DTER bit to 1.
- 4. The DTC is activated when an interrupt source occurs.
- 5. When interrupt requests are not made to the CPU, the interrupt source is cleared, but the DTER is not. When interrupts are requested, the interrupt source is not cleared, but the DTER is.
- 6. Interrupt sources are cleared within the CPU interrupt routine. When doing continuous DTC data transfers, set the DTER to 1.

8.4.2 Activation by Software

The procedure for using the DTC with software activation is as follows:

- 1. Set the DTMR, DTCRA, DTSAR, DTDAR, DTCRB, and DTIAR register information in memory space.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Check that the SWDTE bit is 0.
- 4. Write 1 to SWDTE bit and the vector number to DTVEC.
- 5. Check the vector number written to DTVEC.
- 6. After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have ended, the SWDTE bit is held at 1 and a CPU interrupt is requested.
- 7. The SWDTE bit is cleared to 0 within the CPU interrupt routine. For continuous DTC data transfer, set the SWDTE bit to 1 after confirming that its current value is 0. Then write the vector number to DTVEC for continuous DTC transfer.

RENESAS

Rev. 2.00, 09/04, page 129 of 720

8.4.3 DTC Use Example

The following is a DTC use example of a 128-byte data reception by the SCI:

- 1. The settings are: DTMR source address fixed $(SM1 = SM0 = 0)$, destination address incremented (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), byte size (SZ1 = SZ0 = 0), one transfer per activating source (CHNE = 0), and a CPU interrupt request after the designated number of data transfers ($DISEL = 0$). DTS bit can be set to any value. 128 (H'0080) is set in DTCRA, the RDR address of the SCI is set in DTSAR, and the start address of the RAM storing the receive data is set in DTDAR. DTCRB can be set to any value.
- 2. Set the register information start address with DTBR and the DTC vector table.
- 3. Set the corresponding DTER bit to 1.
- 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DTDAR is incremented and DTCRA is decremented. The RDRF flag is automatically cleared to 0.
- 6. When DTCRA is 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTER bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform completion processing.

8.5 Cautions on Use

8.5.1 Prohibition against DTC Register Access by DTC

DTC register access by the DTC is prohibited.

8.5.2 Module Standby Mode Setting

DTC operation can be disabled or enabled using the module standby control register. The initial setting is for DTC operation to be halted. Register access is enabled by clearing module standby mode.

When the MSTP24 and MSTP25 bits in MSTCR1 are set to 1, the DTC clock is halted and the DTC enters module standby mode. Do not write 1 on MSTP24 bit or MSTP25 bit during activation of the DTC.

For details, refer to section 24, Power-Down Modes.

8.5.3 On-Chip RAM

The DTMR, DTSAR, DTDAR, DTCRA, DTCRB and DTIAR registers are all located in on-chip RAM. When the DTC is used, the RAME bit in SYSCR must not be cleared to 0.

Rev. 2.00, 09/04, page 132 of 720

Section 9 Bus State Controller (BSC)

The bus state controller (BSC) divides up the address spaces and outputs control for various types of memory. This enables memories like SRAM and ROM to be linked directly to the chip without external circuitry.

9.1 Features

The BSC has the following features:

- Address space is divided into four spaces
	- A maximum linear 256-kbyte bus width (8 bits) for both on-chip ROM enabled mode and on-chip ROM disabled mode, as for address space CS0
	- Wait states can be inserted by software for each space
	- $-$ Wait state insertion with \overline{WAIT} pin in external memory space access
	- Outputs control signals for each space according to the type of memory connected
- On-chip ROM and RAM interfaces
	- On-chip ROM and RAM access of 32 bits in 1 state

Figure 9.1 shows the BSC block diagram.

Figure 9.1 BSC Block Diagram

RENESAS

Rev. 2.00, 09/04, page 134 of 720

9.2 Input/Output Pin

Table 9.1 shows the bus state controller pin configuration.

Name	Abbr.	VO	Description
Address bus	A17 to A0	O	Address output
Data bus	D7 to D0	1/O	8-bit data bus
Chip select	C _{S0}	Ω	Chip select signal indicating the area being accessed
Read	RD	O	Strobe that indicates the read cycle
Lower write	WRL	O	Strobe that indicates a write cycle to the lower 8 bits (D7 to D0)
Wait	WAIT		Wait state request signal
Bus request	BREQ		Bus release request input
Bus acknowledge	BACK	റ	Bus use enable output

Table 9.1 Pin Configuration

9.3 Register Configuration

The BSC has four registers. For details on these register addresses and register states in each processing states, refer to appendix A, Internal I/O Register.

These registers are used to control wait states, bus width, and interfaces with memories like ROM and SRAM. All registers are 16 bits.

- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Wait control register 1 (WCR1)
- RAM emulation register (RAMER)

9.4 Address Map

Figure 9.2 shows the address format used by this LSI.

Figure 9.2 Address Format

This chip uses 32-bit addresses:

- Bits A31 to A24 are used to select the type of space and are not output externally.
- Bits A23 and A22 are decoded and output as chip select signals $(\overline{CS0})$ for the corresponding areas when bits A31 to A24 are 00000000.
- A17 to A0 are output externally. A21 to A18 are not output externally.

Table 9.2 shows the address map.

Table 9.2 Address Map

• On-chip ROM enabled mode

• On-chip ROM disabled mode

Note: * Do not access reserved spaces. Operation cannot be guaranteed if they are accessed. When in single chip mode, spaces other than those for on-chip ROM, on-chip RAM, and on-chip peripheral modules are not available.

9.5 Description of Registers

9.5.1 Bus Control Register 1 (BCR1)

BCR1 is a 16-bit readable/writable register that enables access to the MMT and MTU control registers and specifies the bus size of the CS0 space.

The AOSZ bit of BCR1 is written to during the initialization stage after a power-on reset. Do not change the values thereafter. In on-chip ROM enabled mode, do not access any of the CS0 space until completion of register initialization.

RENESAS

Rev. 2.00, 09/04, page 138 of 720
9.5.2 Bus Control Register 2 (BCR2)

BCR2 is a 16-bit readable/writable register that specifies the number of idle cycles and $\overline{\text{CS0}}$ signal assert extension of each CS0 space.

9.5.3 Wait Control Register 1 (WCR1)

WCR1 is a 16-bit readable/writable register that specifies the number of wait cycles for CS0 space.

9.5.4 RAM Emulation Register (RAMER)

The RAM emulation register (RAMER) is a 16-bit readable/writable register that selects the RAM area to be used when emulating realtime programming of flash memory. For details, refer to section 19.5.5, RAM Emulation Register (RAMER).

9.6 Accessing External Space

A strobe signal is output in external space accesses to provide primarily for SRAM or ROM direct connections.

9.6.1 Basic Timing

External access bus cycles are performed in 2 states. Figure 9.3 shows the basic timing of external space access.

Figure 9.3 Basic Timing of External Space Access

During a read, irrespective of operand size, all bits (8 bits in this LSI) in the data bus width for the access space (address) accessed by \overline{RD} signal are fetched by the LSI.

During a write, the \overline{WRL} (bits 7 to 0) signal indicates the byte location to be written.

9.6.2 Wait State Control

The number of wait states inserted into external space access states can be controlled using the WCR1 settings. The specified number of T_w cycles are inserted as software cycles at the timing shown in figure 9.4.

Figure 9.4 Wait State Timing of External Space Access (Software Wait Only)

When the wait is specified by software using WCR1, the wait input \overline{WAIT} signal from outside is sampled. Figure 9.5 shows the \overline{WAIT} signal sampling. The \overline{WAIT} signal is sampled at the clock rise one cycle before the clock rise when the T_w state shifts to the T_2 state. When using external waits, use a WCR1 setting of 1 state or more in case of extending $\frac{1}{\overline{CS}}$ assertion, and 2 states or more otherwise.

Figure 9.5 Wait State Timing of External Space Access (Two Software Wait States + WAIT **Signal Wait State)**

RENESAS

Rev. 2.00, 09/04, page 143 of 720

9.6.3 CS **Assert Period Extension**

Idle cycles can be inserted to prevent extension of the \overline{RD} or \overline{WRL} signal assert period beyond the length of the $\overline{CS0}$ signal assert period by setting the SW0 bit of BCR2. This allows for flexible interfaces with external circuitry. The timing is shown in figure 9.6. T_h and T_f cycles are added respectively before and after the normal cycle. Only $\overline{CS0}$ is asserted in these cycles; \overline{RD} and \overline{WRL} signals are not. Further, data is extended up to the T_f cycle, which is effective for gate arrays and the like, which have slower write operations.

Figure 9.6 CS **Assert Period Extension Function**

9.7 Waits between Access Cycles

When a read from a slow device is completed, data buffers may not go off in time, causing conflict with the next access data. If there is a data conflict during memory access, the problem can be solved by inserting a wait in the access cycle.

To enable detection of bus cycle starts, waits can be inserted between access cycles during continuous accesses of the same CS0 space by negating the CS0 signal once.

9.7.1 Prevention of Data Bus Conflicts

Waits are inserted so that the number of write cycles after read cycle and the number of cycles specified by IW01 or IW00 bits of BCR can be inserted. When idle cycles already exist between access cycles, only the number of empty cycles remaining beyond the specified number of idle cycles are inserted.

9.7.2 Simplification of Bus Cycle Start Detection

For consecutive accesses to the same CS0 space, waits are inserted to provide the number of idle cycles designated by bit CW0 in BCR2. However, in the case of a write cycle after a read, the number of idle cycles inserted will be the larger of the two values designated by the IW and CW bits. When idle cycles already exist between access cycles, waits are not inserted.

Figure 9.7 shows an example. A continuous access idle is specified for CS0 space, and CS0 space is consecutively write-accessed.

Figure 9.7 Example of Idle Cycle Insertion at Same Space Consecutive Access

RENESAS

Rev. 2.00, 09/04, page 145 of 720

9.8 Bus Arbitration

This LSI has a bus arbitration function that, when a bus release request is received from an external device, releases the bus to that device. It also has three internal bus masters, the CPU, DTC, and AUD (only for flash version). The priority for arbitrate the bus mastership between these bus masters is:

Bus request from external device > AUD > DTC > CPU

A bus request by an external device should be input to the BREQ pin. When the BREQ pin is asserted, this LSI releases the bus immediately after the bus cycle being executed is completed. The signal indicating that the bus has been released is output from the BACK pin.

However, the bus is not released between the read and write cycles during TAS instruction execution. Bus arbitration is not executed between multiple bus cycles that occur due to the data bus width smaller than access size, for instance, bus cycles in which 8-bit memory is accessed by a longword.

The bus may be returned when this LSI is releasing the bus. That is, when interrupt request occurs to be processed. This LSI incorporates the \overline{IRQOUT} pin for the bus request signal. When the bus must be returned to this LSI, the IRQOUT signal can be asserted. The device that is asserting an external bus-release request negates the BREQ signal to release the bus when the IRQOUT signal is asserted. As a result, the bus is returned to and processed by this LSI.

The asserting condition of the IRQOUT pin is that an interrupt source occurs and the interrupt request level is higher than that of interrupt mask bits I3 to I0 in status register SR.

Figure 9.8 shows the bus mastership release procedure.

Figure 9.8 Bus Mastership Release Procedure

9.9 Memory Connection Example

Figure 9.9 Example of 8-bit Data Bus Width ROM Connection

9.10 On-chip Peripheral I/O Register Access

On-chip peripheral I/O registers are accessed from the bus state controller, as shown in Table 9.3.

Table 9.3 On-chip Peripheral I/O Register Access

On-chip Peripheral Module	SCI	MTU.		PFC. POE INTC PORT CMT A/D				UBC WDT DTC			MMT HCAN2 H-UDI	
Connected 8bit bus width		16bit		16bit 16bit	16bit		16bit 16bit	16bit	16bit	16bit	16bit	16bit
Access cycle	\star ¹	1یږ.			1یی	\ast ¹	2ءِ	2ء				2cyc $*1$
Notes: 1. Converted to the peripheral clock.												

2. Converted to the system clock.

9.11 Cycles in which Bus is not Released

1. One bus cycle:

The bus is never released during a single bus cycle. For example, in the case of a longword read (or write) in 8-bit normal space, the four memory accesses to the 8-bit normal space constitute a single bus cycle, and the bus is never released during this period. Assuming that one memory access requires two states, the bus is not released during an 8-state period.

Figure 9.10 One Bus Cycle

9.12 CPU Operation when Program is In External Memory

In this LSI, two words (equivalent to two instructions) are normally fetched in a single instruction fetch. This is also true when the program is located in external memory, irrespective of whether the external memory bus width is 8 or 16 bits.

If the program counter value immediately after the program branched is an odd-word $(2n+1)$ address, or if the program counter value immediately before the program branches is an even-word (2n) address, the CPU will always fetch 32 bits (equivalent to two instructions) that include the respective word instruction.

Rev. 2.00, 09/04, page 148 of 720

Section 10 Multi-Function Timer Pulse Unit (MTU)

This LSI has an on-chip multi-function timer pulse unit (MTU) that comprises five 16-bit timer channels.

The block diagram is shown in figure 10.1.

10.1 Features

- Maximum 16-pulse input/output
- Selection of 8 counter input clocks for each channel
- The following operations can be set for each channel:
	- Waveform output at compare match
	- Input capture function
	- Counter clear operation
		- Multiple timer counters (TCNT) can be written to simultaneously
		- Simultaneous clearing by compare match and input capture is possible
		- Register simultaneous input/output is possible by synchronous counter operation
	- A maximum 12-phase PWM output is possible in combination with synchronous operation
- Buffer operation settable for channels 0, 3, and 4
- Phase counting mode settable independently for each of channels 1 and 2
- Cascade connection operation
- Fast access via internal 16-bit bus
- 23 interrupt sources
- Automatic transfer of register data
- A/D converter conversion start trigger can be generated
- Module standby mode can be set
- Positive and negative 3-phase waveforms (6-phase waveforms in total) can be output by channel 3 and channel 4 connected in complementary PWM or reset PWM mode
- AC synchronous motor (brushless DC motor) drive mode can be set by channel 0, channel 3, and channel 4 connected in complementary PWM or reset PWM mode.

RENESAS

Selection of chopping or level waveform outputs in AC synchronous motor drive mode

Table 10.1 MTU Functions

Notes:

: Possible

: Not possible

Figure 10.1 Block Diagram of MTU

10.2 Input/Output Pins

Table 10.2 MTU Pins

10.3 Register Descriptions

The MTU has the following registers. For details on register addresses and register states during each process, refer to appendix A, Internal I/O Register. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 0 is expressed as TCR_0.

- Timer control register 0 (TCR 0)
- Timer mode register 0 (TMDR 0)
- Timer I/O control register H_0 (TIORH_0)
- Timer I/O control register L 0 (TIORL 0)
- Timer interrupt enable register 0 (TIER 0)
- Timer status register 0 (TSR 0)
- Timer counter 0 (TCNT 0)
- Timer general register A_0 (TGRA_0)
- Timer general register B_0 (TGRB_0)
- Timer general register C_0 (TGRC_0)
- Timer general register D_0 (TGRD_0)
- Timer control register 1 (TCR 1)
- Timer mode register_1 (TMDR_1)
- Timer I/O control register 1 (TIOR 1)
- Timer interrupt enable register 1 (TIER 1)
- Timer status register 1 (TSR 1)
- Timer counter 1 (TCNT 1)
- Timer general register A 1 (TGRA 1)
- Timer general register B 1 (TGRB 1)
- Timer control register 2 (TCR 2)
- Timer mode register_2 (TMDR_2)
- Timer I/O control register_2 (TIOR_2)
- Timer interrupt enable register_2 (TIER_2)
- Timer status register_2 (TSR_2)
- Timer counter 2 (TCNT 2)
- Timer general register A 2 (TGRA 2)
- Timer general register B 2 (TGRB 2)
- Timer control register 3 (TCR 3)
- Timer mode register 3 (TMDR 3)
- Timer I/O control register H 3 (TIORH 3)
- Timer I/O control register L 3 (TIORL 3)

Rev. 2.00, 09/04, page 154 of 720

- Timer interrupt enable register 3 (TIER 3)
- Timer status register 3 (TSR 3)
- Timer counter 3 (TCNT 3)
- Timer general register A 3 (TGRA 3)
- Timer general register B_3 (TGRB_3)
- Timer general register C_3 (TGRC_3)
- Timer general register D 3 (TGRD 3)
- Timer control register_4 (TCR_4)
- Timer mode register 4 (TMDR 4)
- Timer I/O control register H 4 (TIORH 4)
- Timer I/O control register L 4 (TIORL 4)
- Timer interrupt enable register 4 (TIER 4)
- Timer status register_4 (TSR_4)
- Timer counter_4 (TCNT_4)
- Timer general register A_4 (TGRA_4)
- Timer general register B_4 (TGRB_4)
- Timer general register C_4 (TGRC_4)
- Timer general register D_4 (TGRD_4)

Common Registers

- Timer start register (TSTR)
- Timer synchro register (TSYR)

Common Registers for timers 3 and 4

- Timer output master enable register (TOER)
- Timer output control enable register (TOCR)
- Timer gate control register (TGCR)
- Timer cycle data register (TCDR)
- Timer dead time data register (TDDR)
- Timer subcounter (TCNTS)
- Timer cycle buffer register (TCBR)

10.3.1 Timer Control Register (TCR)

The TCR registers are 8-bit readable/writable registers that control the TCNT operation for each channel. The MTU has a total of five TCR registers, one for each channel (channel 0 to 4). TCR register settings should be conducted only when TCNT operation is stopped.

Channel	Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0	Description		
0, 3, 4	0	0	0	TCNT clearing disabled		
			1	TCNT cleared by TGRA compare match/input capture		
			$\mathbf 0$	TCNT cleared by TGRB compare match/input capture		
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1		
		Ω	0	TCNT clearing disabled		
			1	TCNT cleared by TGRC compare match/input capture $*^2$		
		1	Ω	TCNT cleared by TGRD compare match/input capture $*^2$		
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1		

Table 10.3 CCLR0 to CCLR2 (channels 0, 3, and 4)

Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.

 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

RENESAS

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

 2. Bit 7 is reserved in channels 1 and 2. It is always read as 0. Writing is ignored.

Table 10.5 TPSC0 to TPSC2 (channel 0)

Table 10.6 TPSC0 to TPSC2 (channel 1)

Note: This setting is ignored when channel 1 is in phase counting mode.

Table 10.7 TPSC0 to TPSC2 (channel 2)

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 10.8 TPSC0 to TPSC2 (channels 3 and 4)

10.3.2 Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode of each channel. The MTU has five TMDR registers, one for each channel. TMDR register settings should be changed only when TCNT operation is stopped.

Table 10.9 MD0 to MD3

[Legend]

X: Don't care

Notes: 1. PWM mode 2 can not be set for channels 3, 4.

- 2. Phase counting mode cannot be set for channels 0, 3, and 4.
- 3. Reset synchronous PWM mode, complementary PWM mode can only be set for channel 3. When channel 3 is set to reset synchronous PWM mode or complementary PWM mode, the channel 4 settings become ineffective and automatically conform to the channel 3 settings. However, do not set channel 4 to reset synchronous PWM mode or complementary PWM mode. Reset synchronous PWM mode and complementary PWM mode cannot be set for channels 0, 1, and 2.

10.3.3 Timer I/O Control Register (TIOR)

The TIOR registers are 8-bit readable/writable registers that control the TGR registers. The MTU has eight TIOR registers, two each for channels 0, 3, and 4, and one each for channels 1 and 2.

Care is required as TIOR is affected by the TMDR setting. The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

• TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIORH_4

Rev. 2.00, 09/04, page 163 of 720

Table 10.10 TIORH_0 (channel 0)

[Legend]

X: Don't care

Table 10.11 TIORH_0 (channel 0)

[Legend]

X: Don't care

Table 10.12 TIORL_0 (channel 0)

[Legend]

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.13 TIORL_0 (channel 0)

[Legend]

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

 2. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.14 TIOR_1 (channel 1)

[Legend]

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.15 TIOR_1 (channel 1)

[Legend]

X: Don't care

Table 10.16 TIOR_2 (channel 2)

[Legend]

X: Don't care

Table 10.17 TIOR_2 (channel 2)

[Legend]

X: Don't care

Table 10.18 TIORH_3 (channel 3)

[Legend]

X: Don't care

Table 10.19 TIORH_3 (channel 3)

[Legend]

X: Don't care

Table 10.20 TIORL_3 (channel 3)

[Legend]

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.21 TIORL_3 (channel 3)

[Legend]

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

 2. When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.22 TIORH_4 (channel 4)

[Legend]

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.23 TIORH_4 (channel 4)

[Legend]

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.24 TIORL_4 (channel 4)

[Legend]

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFB bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.25 TIORL_4 (channel 4)

[Legend]

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

 2. When the BFA bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

10.3.4 Timer Interrupt Enable Register (TIER)

The TIER registers are 8-bit readable/writable registers that control enabling or disabling of interrupt requests for each channel. The MTU has five TIER registers, one for each channel.

10.3.5 Timer Status Register (TSR)

The TSR registers are 8-bit readable/writable registers that indicate the status of each channel. The MTU has five TSR registers, one for each channel.

Rev. 2.00, 09/04, page 182 of 720

10.3.6 Timer Counter (TCNT)

The TCNT registers are 16-bit readable/writable counters. The MTU has five TCNT counters, one for each channel.

The TCNT counters are initialized to H'0000 by a reset and in hardware standby mode.

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

10.3.7 Timer General Register (TGR)

The TGR registers are dual function 16-bit readable/writable registers, functioning as either output compare or input capture registers. The MTU has 16 TGR registers, four each for channels 0, 3, and 4 and two each for channels 1 and 2. TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit. TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD. The initial value of TGR is H'FFFF.

10.3.8 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that selects operation/stoppage for channels 0 to 4. When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

10.3.9 Timer Synchro Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

10.3.10 Timer Output Master Enable Register (TOER)

TOER is an 8-bit readable/writable register that enables/disables output settings for output pins TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output correctly if the TOER bits have not been set. Set TOER of CH3 and CH4 prior to setting TIOR of CH3 and CH4.

10.3.11 Timer Output Control Register (TOCR)

TOCR is an 8-bit readable/writable register that enables/disables PWM synchronized toggle output in complementary PWM mode/reset synchronized PWM mode, and controls output level inversion of PWM output.

Table 10.26 Output Level Select Function

Note: The reverse phase waveform initial output value changes to active level after elapse of the dead time after count start.

Table 10.27 Output Level Select Function

Figure 10.2 shows an example of complementary PWM mode output (1 phase) when $OLSN = 1$, $OLSP = 1.$

Figure 10.2 Complementary PWM Mode Output Level Example

10.3.12 Timer Gate Control Register (TGCR)

TGCR is an 8-bit readable/writable register that controls the waveform output necessary for brushless DC motor control in reset-synchronized PWM mode/complementary PWM mode. These register settings are ineffective for anything other than complementary PWM mode/resetsynchronized PWM mode.

Table 10.28 Output level Select Function

10.3.13 Timer Subcounter (TCNTS)

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode. The initial value is H'0000.

Note: Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.

10.3.14 Timer Dead Time Data Register (TDDR)

TDDR is a 16-bit register, used only in complementary PWM mode, that specifies the TCNT_3 and TCNT_4 counter offset values. In complementary PWM mode, when the TCNT_3 and TCNT_4 counters are cleared and then restarted, the TDDR register value is loaded into the TCNT_3 counter and the count operation starts. The initial value is H'FFFF.

Note: Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units.

Rev. 2.00, 09/04, page 192 of 720

10.3.15 Timer Period Data Register (TCDR)

TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM carrier sync value as the TCDR register value. This register is constantly compared with the TCNTS counter in complementary PWM mode, and when a match occurs, the TCNTS counter switches direction (decrement to increment). The initial value is H'FFFF.

Note: Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units.

10.3.16 Timer Period Buffer Register (TCBR)

The timer period buffer register (TCBR) is a 16-bit register used only in complementary PWM mode. It functions as a buffer register for the TCDR register. The TCBR register values are transferred to the TCDR register with the transfer timing set in the TMDR register. The initial value is H'FFFF.

Note: Accessing the TCBR in 8-bit units is prohibited. Always access in 16-bit units.

10.3.17 Bus Master Interface

The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer period buffer register (TCBR), and timer dead time data register (TDDR), and timer period data register (TCDR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/writes. 8-bit read/write is not possible. Always access in 16-bit units.

All registers other than the above registers are 8-bit registers. These are connected to the CPU by a 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible.

10.4 Operation

10.4.1 Basic Functions

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, synchronous counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Always set the MTU external pins function using the pin function controller (PFC).

Counter Operation: When one of bits CST0 to CST4 is set to 1 in TSTR, the TCNT counter for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

1. Example of Count Operation Setting Procedure

Figure 10.3 shows an example of the count operation setting procedure.

Figure 10.3 Example of Counter Operation Setting Procedure

2. Free-Running Count Operation and Periodic Count Operation

Immediately after a reset, the MTU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts upcount operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the MTU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.

Figure 10.4 illustrates free-running counter operation.

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

RENESAS

Figure 10.5 illustrates periodic counter operation.

Figure 10.5 Periodic Counter Operation

Waveform Output by Compare Match: The MTU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

1. Example of Setting Procedure for Waveform Output by Compare Match

Figure 10.6 shows an example of the setting procedure for waveform output by compare match.

Figure 10.6 Example of Setting Procedure for Waveform Output by Compare Match

2. Examples of Waveform Output Operation

Figure 10.7 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.

Figure 10.7 Example of 0 Output/1 Output Operation

Figure 10.8 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.

Figure 10.8 Example of Toggle Output Operation

Input Capture Function: The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0 and 1, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

- Note: When another channel's counter input clock is used as the input capture input for channels 0 and 1, φ/1 should not be selected as the counter input clock used for input capture input. Input capture will not be generated if $\phi/1$ is selected.
- 1. Example of Input Capture Operation Setting Procedure Figure 10.9 shows an example of the input capture operation setting procedure.

Figure 10.9 Example of Input Capture Operation Setting Procedure

2. Example of Input Capture Operation

Figure 10.10 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, the falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.

Figure 10.10 Example of Input Capture Operation

10.4.2 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 4 can all be designated for synchronous operation.

Example of Synchronous Operation Setting Procedure: Figure 10.11 shows an example of the synchronous operation setting procedure.

- [1] Set to 1 the SYNC bits in TSYR corresponding to the channels to be designated for synchronous operation.
- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc.
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
- [5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.

Figure 10.11 Example of Synchronous Operation Setting Procedure

Rev. 2.00, 09/04, page 200 of 720

Example of Synchronous Operation: Figure 10.12 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_0 compare match, are performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM cycle.

For details of PWM modes, see section 10.4.5, PWM Modes.

Figure 10.12 Example of Synchronous Operation

10.4.3 Buffer Operation

Buffer operation, provided for channels 0, 3, and 4, enables TGRC and TGRD to be used as buffer registers.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Table 10.29 shows the register combinations used in buffer operation.

Channel	Timer General Register	Buffer Register
$\mathbf 0$	TGRA 0	TGRC 0
	TGRB_0	TGRD 0
3	TGRA 3	TGRC_3
	TGRB_3	TGRD 3
$\overline{4}$	TGRA 4	TGRC 4
	TGRB_4	TGRD_4

Table 10.29 Register Combinations in Buffer Operation

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 10.13.

Figure 10.13 Compare Match Buffer Operation

• When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register.

This operation is illustrated in figure 10.14.

Figure 10.14 Input Capture Buffer Operation

Example of Buffer Operation Setting Procedure: Figure 10.15 shows an example of the buffer operation setting procedure.

Figure 10.15 Example of Buffer Operation Setting Procedure

Examples of Buffer Operation:

1. When TGR is an output compare register

Figure 10.16 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs.

TCNT value TGRB_0 H'0000 TGRC_0 H'0200 H'0520 TGRA_0 TIOCA H'0200 H'0450 / 1 1 1 2 2 4 H'0520 H'0450 TGRA_0 H'0200 H'0450 Transfer Time

For details of PWM modes, see section 10.4.5, PWM Modes.

Figure 10.16 Example of Buffer Operation (1)

2. When TGR is an input capture register

Figure 10.17 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.

Figure 10.17 Example of Buffer Operation (2)

10.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT_2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10.30 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counters operates independently in phase counting mode.

Table 10.30 Cascaded Combinations

Example of Cascaded Operation Setting Procedure: Figure 10.18 shows an example of the setting procedure for cascaded operation.

Figure 10.18 Cascaded Operation Setting Procedure

Examples of Cascaded Operation: Figure 10.19 illustrates the operation when TCNT 2 overflow/underflow counting has been set for TCNT_1 and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.

Figure 10.19 Example of Cascaded Operation

10.4.5 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

1. PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

Rev. 2.00, 09/04, page 207 of 720

2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 8-phase PWM output is possible in combination use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.31.

Channel	Registers	Output Pins		
		PWM Mode 1	PWM Mode 2	
0	TGRA_0	TIOC0A	TIOC0A	
	TGRB_0		TIOC0B	
	TGRC_0	TIOC0C	TIOCOC	
	TGRD 0		TIOCOD	
$\mathbf{1}$	TGRA_1	TIOC1A	TIOC1A	
	TGRB_1		TIOC1B	
\overline{c}	TGRA_2	TIOC2A	TIOC2A	
	TGRB_2		TIOC2B	
3	TGRA_3	TIOC3A	Cannot be set	
	TGRB 3		Cannot be set	
	TGRC_3	TIOC ₃ C	Cannot be set	
	TGRD 3		Cannot be set	
4	TGRA_4	TIOC4A	Cannot be set	
	TGRB_4		Cannot be set	
	TGRC_4	TIOC4C	Cannot be set	
	TGRD_4		Cannot be set	

Table 10.31 PWM Output Registers and Output Pins

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.

Example of PWM Mode Setting Procedure: Figure 10.20 shows an example of the PWM mode setting procedure.

Figure 10.20 Example of PWM Mode Setting Procedure

Examples of PWM Mode Operation: Figure 10.21 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty cycle.

Figure 10.21 Example of PWM Mode Operation (1)

Rev. 2.00, 09/04, page 209 of 720

Figure 10.22 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), outputting a 5-phase PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels.

Figure 10.22 Example of PWM Mode Operation (2)

Figure 10.23 shows examples of PWM waveform output with 0% duty cycle and 100% duty cycle in PWM mode.

Figure 10.23 Example of PWM Mode Operation (3)

10.4.6 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT counts up or down accordingly. This mode can be set for channels 1 and 2.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC0 to TPSC2 and bits CKEG0 and CKEG1 in TCR. However, the functions of bits CCLR0 and CCLR1 in TCR, and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions can be used.

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs when TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is counting up or down.

Table 10.32 shows the correspondence between external clock pins and channels.

Table 10.32 Phase Counting Mode Clock Input Pins

Example of Phase Counting Mode Setting Procedure: Figure 10.24 shows an example of the phase counting mode setting procedure.

Figure 10.24 Example of Phase Counting Mode Setting Procedure

Examples of Phase Counting Mode Operation: In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

1. Phase counting mode 1

Figure 10.25 shows an example of phase counting mode 1 operation, and table 10.33 summarizes the TCNT up/down-count conditions.

Table 10.33 Up/Down-Count Conditions in Phase Counting Mode 1

RENESAS

[Legend]

 \overline{F} : Rising edge

T : Falling edge

2. Phase counting mode 2

Figure 10.26 shows an example of phase counting mode 2 operation, and table 10.34 summarizes the TCNT up/down-count conditions.

Figure 10.26 Example of Phase Counting Mode 2 Operation

RENESAS

[Legend]

 $\sqrt{}$: Rising edge

 ∇ : Falling edge

3. Phase counting mode 3

Figure 10.27 shows an example of phase counting mode 3 operation, and table 10.35 summarizes the TCNT up/down-count conditions.

Figure 10.27 Example of Phase Counting Mode 3 Operation

RENESAS

[Legend]

: Rising edge

T : Falling edge

4. Phase counting mode 4

Figure 10.28 shows an example of phase counting mode 4 operation, and table 10.36 summarizes the TCNT up/down-count conditions.

Figure 10.28 Example of Phase Counting Mode 4 Operation

RENESAS

[Legend]

 Γ : Rising edge

Tu : Falling edge

Phase Counting Mode Application Example: Figure 10.29 shows an example in which channel 1 is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and TGRC_0 are used for the compare match function and are set with the speed control period and position control period. TGRB_0 is used for input capture, with TGRB_0 and TGRD_0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, and channel 0 TGRA_0 and TGRC_0 compare matches are selected as the input capture source and store the up/down-counter values for the control periods.

This procedure enables the accurate detection of position and speed.

Figure 10.29 Phase Counting Mode Application Example

10.**4.7 Reset-Synchronized PWM Mode**

In the reset-synchronized PWM mode, three-phase output of positive and negative PWM waveforms that share a common wave transition point can be obtained by combining channels 3 and 4.

When set for reset-synchronized PWM mode, the TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, and TIOC4D pins function as PWM output pins and TCNT3 functions as an upcounter.

Table 10.37 shows the PWM output pins used. Table 10.38 shows the settings of the registers.

Channel	Output Pin	Description
3	TIOC3B	PWM output pin 1
	TIOC3D	PWM output pin 1' (negative-phase waveform of PWM output 1)
$\overline{4}$	TIOC4A	PWM output pin 2
	TIOC4C	PWM output pin 2' (negative-phase waveform of PWM output 2)
	TIOC4B	PWM output pin 3
	TIOC4D	PWM output pin 3' (negative-phase waveform of PWM output 3)

Table 10.37 Output Pins for Reset-Synchronized PWM Mode

Table 10.38 Register Settings for Reset-Synchronized PWM Mode

Procedure for Selecting the Reset-Synchronized PWM Mode: Figure 10.30 shows an example of procedure for selecting the reset synchronized PWM mode.

- 1. Clear the CST3 and CST4 bits in the TSTR to 0 to halt the counting of TCNT. The resetsynchronized PWM mode must be set up while TCNT_3 and TCNT_4 are halted.
- 2. Set bits TPSC2–TPSC0 and CKEG1 and CKEG0 in the TCR_3 to select the counter clock and clock edge for channel 3. Set bits CCLR2–CCLR0 in the TCR_3 to select TGRA comparematch as a counter clear source.
- 3. When performing brushless DC motor control, set bit BDC in the timer gate control register (TGCR) and set the feedback signal input source and output chopping or gate signal direct output.
- 4. Reset TCNT 3 and TCNT 4 to H'0000.
- 5. TGRA_3 is the period register. Set the waveform period value in TGRA_3. Set the transition timing of the PWM output waveforms in TGRB_3, TGRA_4, and TGRB_4. Set times within the compare-match range of TCNT_3.

 $X \leq TGRA$ 3 (X: set value).

- 6. Select enabling/disabling of toggle output synchronized with the PMW cycle using bit PSYE in the timer output control register (TOCR), and set the PWM output level with bits OLSP and OLSN.
- 7. Set bits MD3–MD0 in TMDR_3 to B'1000 to select the reset-synchronized PWM mode. TIOC3A, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C and TIOC4D function as PWM output pins*. Do not set to TMDR_4.
- 8. Set the enabling/disabling of the PWM waveform output pin in TOER.
- 9. Set the CST3 bit in the TSTR to 1 to start the count operation.
- Notes: 1. The output waveform starts to toggle operation at the point of TCNT $3 = TGRA$ $3 = X$ by setting $X = TGRA$, i.e., cycle = duty.

RENESAS

* PFC registers should be specified before this procedure.

Figure 10.30 Procedure for Selecting the Reset-Synchronized PWM Mode

Reset-Synchronized PWM Mode Operation: Figure 10.31 shows an example of operation in the reset-synchronized PWM mode. TCNT_3 and TCNT_4 operate as upcounters. The counter is cleared when a TCNT_3 and TGRA_3 compare-match occurs, and then begins counting up from H'0000. The PWM output pin output toggles with each occurrence of a TGRB_3, TGRA_4, TGRB_4 compare-match, and upon counter clears.

Figure 10.31 Reset-Synchronized PWM Mode Operation Example (When the TOCR's $OLSN = 1$ and $OLSP = 1$

10.4.8 Complementary PWM Mode

In the complementary PWM mode, three-phase output of non-overlapping positive and negative PWM waveforms can be obtained by combining channels 3 and 4.

In complementary PWM mode, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D pins function as PWM output pins, the TIOC3A pin can be set for toggle output synchronized with the PWM period. TCNT 3 and TCNT 4 function as increment/decrement counters.

Table 10.39 shows the PWM output pins used. Table 10.40 shows the settings of the registers used.

A function to directly cut off the PWM output by using an external signal is supported as a port function.

Table 10.39 Output Pins for Complementary PWM Mode

Note: * Avoid setting the TIOC3C pin as a timer I/O pin in the complementary PWM mode.

Table 10.40 Register Settings for Complementary PWM Mode

BSC/BCR1 (bus controller/bus control register 1).

Figure 10.32 Block Diagram of Channels 3 and 4 in Complementary PWM Mode

Example of Complementary PWM Mode Setting Procedure: An example of the complementary PWM mode setting procedure is shown in Figure 10.33.

- 1. Clear bits CST3 and CST4 in the timer start register (TSTR) to 0, and halt timer counter (TCNT) operation. Perform complementary PWM mode setting when TCNT_3 and TCNT_4 are stopped.
- 2. Set the same counter clock and clock edge for channels 3 and 4 with bits TPSC2–TPSC0 and bits CKEG1 and CKEG0 in the timer control register (TCR). Use bits CCLR2–CCLR0 to set synchronous clearing only when restarting by a synchronous clear from another channel during complementary PWM mode operation.
- 3. When performing brushless DC motor control, set bit BDC in the timer gate control register (TGCR) and set the feedback signal input source and output chopping or gate signal direct output.
- 4. Set the dead time in TCNT_3. Set TCNT_4 to H'0000.
- 5. Set only when restarting by a synchronous clear from another channel during complementary PWM mode operation. In this case, synchronize the channel generating the synchronous clear with channels 3 and 4 using the timer synchro register (TSYR).
- 6. Set the output PWM duty in the duty registers (TGRB_3, TGRA_4, TGRB_4) and buffer registers (TGRD_3, TGRC_4, TGRD_4). Set the same initial value in each corresponding TGR.
- 7. Set the dead time in the dead time register (TDDR), 1/2 the carrier cycle in the carrier cycle data register (TCDR) and carrier cycle buffer register (TCBR), and 1/2 the carrier cycle plus the dead time in TGRA_3 and TGRC_3.
- 8. Select enabling/disabling of toggle output synchronized with the PWM cycle using bit PSYE in the timer output control register (TOCR), and set the PWM output level with bits OLSP and OLSN.
- 9. Select complementary PWM mode in timer mode register 3 (TMDR_3). Pins TIOC3A, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D function as output pins*. Do not set in TMDR_4.
- 10. Set enabling/disabling of PWM waveform output pin output in the timer output master enable register (TOER).
- 11. Set the port control and port I/O registers.
- 12. Set bits CST3 and CST4 in TSTR to 1 simultaneously to start the count operation.

Figure 10.33 Example of Complementary PWM Mode Setting Procedure

Outline of Complementary PWM Mode Operation: In complementary PWM mode, 6-phase PWM output is possible. Figure 10.34 illustrates counter operation in complementary PWM mode, and Figure 10.35 shows an example of complementary PWM mode operation.

1. Counter Operation

In complementary PWM mode, three counters—TCNT 3, TCNT 4, and TCNTS—perform up/down-count operations.

TCNT_3 is automatically initialized to the value set in TDDR when complementary PWM mode is selected and the CST bit in TSTR is 0.

When the CST bit is set to 1, TCNT 3 counts up to the value set in TGRA 3, then switches to down-counting when it matches TGRA_3. When the TCNT3 value matches TDDR, the counter switches to up-counting, and the operation is repeated in this way.

TCNT_4 is initialized to H'0000.

When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT 3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to up-counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT 3 matches TCDR during TCNT 3 and TCNT 4 up/down-counting, downcounting is started, and when TCNTS matches TCDR, the operation switches to up-counting. When TCNTS matches TGRA 3, it is cleared to H'0000.

When TCNT $\,$ 4 matches TDDR during TCNT $\,$ 3 and TCNT $\,$ 4 down-counting, up-counting is started, and when TCNTS matches TDDR, the operation switches to down-counting. When TCNTS reaches H'0000, it is set with the value in TGRA_3.

TCNTS is compared with the compare register and temporary register in which the PWM duty is set during the count operation only.

Figure 10.34 Complementary PWM Mode Counter Operation

Rev. 2.00, 09/04, page 227 of 720

2. Register Operation

In complementary PWM mode, nine registers are used, comprising compare registers, buffer registers, and temporary registers. Figure 10.35 shows an example of complementary PWM mode operation.

The registers which are constantly compared with the counters to perform PWM output are TGRB_3, TGRA_4, and TGRB_4. When these registers match the counter, the value set in bits OLSN and OLSP in the timer output control register (TOCR) is output.

The buffer registers for these compare registers are TGRD_3, TGRC_4, and TGRD_4.

Between a buffer register and compare register there is a temporary register. The temporary registers cannot be accessed by the CPU.

Data in a compare register is changed by writing the new data to the corresponding buffer register. The buffer registers can be read or written at any time.

The data written to a buffer register is constantly transferred to the temporary register in the Ta interval. Data is not transferred to the temporary register in the Tb interval. Data written to a buffer register in this interval is transferred to the temporary register at the end of the Tb interval.

The value transferred to a temporary register is transferred to the compare register when TCNTS for which the Tb interval ends matches TGRA_3 when counting up, or H'0000 when counting down. The timing for transfer from the temporary register to the compare register can be selected with bits MD3–MD0 in the timer mode register (TMDR). Figure 10.35 shows an example in which the mode is selected in which the change is made in the trough.

In the tb interval (tb1 in Figure 10.35) in which data transfer to the temporary register is not performed, the temporary register has the same function as the compare register, and is compared with the counter. In this interval, therefore, there are two compare match registers for one-phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters— $TCNT$ 3, TCNT₄, and TCNTS—and two registers—compare register and temporary register—are compared, and PWM output controlled accordingly.

Figure 10.35 Example of Complementary PWM Mode Operation

3. Initialization

In complementary PWM mode, there are six registers that must be initialized.

Before setting complementary PWM mode with bits MD3–MD0 in the timer mode register (TMDR), the following initial register values must be set.

TGRC_3 operates as the buffer register for TGRA_3, and should be set with 1/2 the PWM carrier cycle + dead time Td. The timer cycle buffer register (TCBR) operates as the buffer register for the timer cycle data register (TCDR), and should be set with 1/2 the PWM carrier cycle. Set dead time Td in the timer dead time data register (TDDR).

Set the respective initial PWM duty values in buffer registers TGRD_3, TGRC_4, and TGRD_4.

The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set.

Set TCNT 4 to H'0000 before setting complementary PWM mode.

Table 10.41 Registers and Counters Requiring Initialization

Note: The TGRC 3 set value must be the sum of 1/2 the PWM carrier cycle set in TCBR and dead time Td set in TDDR.

4. PWM Output Level Setting

In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP in the timer output control register (TOCR).

The output level can be set for each of the three positive phases and three negative phases of 6 phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

5. Dead Time Setting

In complementary PWM mode, PWM pulses are output with a non-overlapping relationship between the positive and negative phases. This non-overlap time is called the dead time.

The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT_3 counter start value, and creates non-overlap between TCNT_3 and TCNT_4. Complementary PWM mode should be cleared before changing the contents of TDDR.

6. PWM Cycle Setting

In complementary PWM mode, the PWM pulse cycle is set in two registers— $TGRA$ 3, in which the TCNT β upper limit value is set, and TCDR, in which the TCNT β upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

TGRA 3 set value = TCDR set value + TDDR set value

The TGRA 3 and TCDR settings are made by setting the values in buffer registers TGRC 3 and TCBR. The values set in TGRC_3 and TCBR are transferred simultaneously to TGRA_3 and TCDR in accordance with the transfer timing selected with bits MD3–MD0 in the timer mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 10.36 illustrates the operation when the PWM cycle is updated at the crest.

See the following section, Register data updating, for the method of updating the data in each buffer register.

Figure 10.36 Example of PWM Cycle Updating

7. Register Data Updating

In complementary PWM mode, the buffer register is used to update the data in a compare register. The update data can be written to the buffer register at any time. There are five PWM duty and carrier cycle registers that have buffer registers and can be updated during operation.

There is a temporary register between each of these registers and its buffer register. When subcounter TCNTS is not counting, if buffer register data is updated, the temporary register value is also rewritten. Transfer is not performed from buffer registers to temporary registers when TCNTS is counting; in this case, the value written to a buffer register is transferred after TCNTS halts.

The temporary register value is transferred to the compare register at the data update timing set with bits MD3–MD0 in the timer mode register (TMDR). Figure 10.37 shows an example of data updating in complementary PWM mode. This example shows the mode in which data updating is performed at both the counter crest and trough.

When rewriting buffer register data, a write to TGRD 4 must be performed at the end of the update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGRD_4.

A write to TGRD_4 must be performed after writing data to the registers to be updated, even when not updating all five registers, or when updating the TGRD 4 data. In this case, the data written to TGRD 4 should be the same as the data prior to the write operation.

Figure 10.37 Example of Data Update in Complementary PWM Mode

Rev. 2.00, 09/04, page 233 of 720

8. Initial Output in Complementary PWM Mode

In complementary PWM mode, the initial output is determined by the setting of bits OLSN and OLSP in the timer output control register (TOCR).

This initial output is the PWM pulse non-active level, and is output from when complementary PWM mode is set with the timer mode register (TMDR) until TCNT_4 exceeds the value set in the dead time register (TDDR). Figure 10.38 shows an example of the initial output in complementary PWM mode.

An example of the waveform when the initial PWM duty value is smaller than the TDDR value is shown in Figure 10.39.

Figure 10.38 Example of Initial Output in Complementary PWM Mode (1)

Figure 10.39 Example of Initial Output in Complementary PWM Mode (2)

9. Complementary PWM Mode PWM Output Generation Method

In complementary PWM mode, 3-phase output is performed of PWM waveforms with a nonoverlap time between the positive and negative phases. This non-overlap time is called the dead time.

A PWM waveform is generated by output of the output level selected in the timer output control register in the event of a compare-match between a counter and data register. While TCNTS is counting, data register and temporary register values are simultaneously compared to create consecutive PWM pulses from 0 to 100%. The relative timing of on and off comparematch occurrence may vary, but the compare-match that turns off each phase takes precedence to secure the dead time and ensure that the positive phase and negative phase on times do not overlap. Figures 10.40 to 10.42 show examples of waveform generation in complementary PWM mode.

The positive phase/negative phase off timing is generated by a compare-match with the solidline counter, and the on timing by a compare-match with the dotted-line counter operating with a delay of the dead time behind the solid-line counter. In the T1 period, compare-match **a** that turns off the negative phase has the highest priority, and compare-matches occurring prior to **a** are ignored. In the T2 period, compare-match **c** that turns off the positive phase has the highest priority, and compare-matches occurring prior to **c** are ignored.

In normal cases, compare-matches occur in the order $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ (or $\mathbf{c} \to \mathbf{d} \to \mathbf{a}' \to \mathbf{b}'$), as shown in Figure 10.40.

If compare-matches deviate from the $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ order, since the time for which the negative phase is off is less than twice the dead time, the figure shows the positive phase is not being turned on. If compare-matches deviate from the $c \rightarrow d \rightarrow a' \rightarrow b'$ order, since the time for which the positive phase is off is less than twice the dead time, the figure shows the negative phase is not being turned on.

If compare-match **c** occurs first following compare-match **a**, as shown in Figure 10.41, compare-match **b** is ignored, and the negative phase is turned off by compare-match **d**. This is because turning off of the positive phase has priority due to the occurrence of compare-match **c** (positive phase off timing) before compare-match **b** (positive phase on timing) (consequently, the waveform does not change since the positive phase goes from off to off).

Similarly, in the example in Figure 10.42, compare-match **a'** with the new data in the temporary register occurs before compare-match **c**, but other compare-matches occurring up to **c**, which turns off the positive phase, are ignored. As a result, the positive phase is not turned on.

Thus, in complementary PWM mode, compare-matches at turn-off timings take precedence, and turn-on timing compare-matches that occur before a turn-off timing compare-match are ignored.

Rev. 2.00, 09/04, page 236 of 720

Figure 10.40 Example of Complementary PWM Mode Waveform Output (1)

Figure 10.41 Example of Complementary PWM Mode Waveform Output (2)

Rev. 2.00, 09/04, page 237 of 720

Figure 10.42 Example of Complementary PWM Mode Waveform Output (3)

Figure 10.43 Example of Complementary PWM Mode 0% and 100% Waveform Output (1)

Figure 10.44 Example of Complementary PWM Mode 0% and 100% Waveform Output (2)

Figure 10.45 Example of Complementary PWM Mode 0% and 100% Waveform Output (3)

Rev. 2.00, 09/04, page 239 of 720

Figure 10.46 Example of Complementary PWM Mode 0% and 100% Waveform Output (4)

Figure 10.47 Example of Complementary PWM Mode 0% and 100% Waveform Output (5)

10. Complementary PWM Mode 0% and 100% Duty Output

In complementary PWM mode, 0% and 100% duty cycles can be output as required. Figures 10.43 to 10.47 show output examples.

100% duty output is performed when the data register value is set to H'0000. The waveform in this case has a positive phase with a 100% on-state. 0% duty output is performed when the data register value is set to the same value as TGRA_3. The waveform in this case has a positive phase with a 100% off-state.

On and off compare-matches occur simultaneously, but if a turn-on compare-match and turnoff compare-match for the same phase occur simultaneously, both compare-matches are ignored and the waveform does not change.

11. Toggle Output Synchronized with PWM Cycle

In complementary PWM mode, toggle output can be performed in synchronization with the PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (TOCR). An example of a toggle output waveform is shown in Figure 10.48.

This output is toggled by a compare-match between TCNT_3 and TGRA_3 and a comparematch between TCNT4 and H'0000.

The output pin for this toggle output is the TIOC3A pin. The initial output is 1.

Figure 10.48 Example of Toggle Output Waveform Synchronized with PWM Output

12. Counter Clearing by another Channel

In complementary PWM mode, by setting a mode for synchronization with another channel by means of the timer synchro register (TSYR), and selecting synchronous clearing with bits CCLR2–CCLR0 in the timer control register (TCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by another channel.

Figure 10.49 illustrates the operation.

Use of this function enables counter clearing and restarting to be performed by means of an external signal.

Figure 10.49 Counter Clearing Synchronized with Another Channel

13. Example of AC Synchronous Motor (Brushless DC Motor) Drive Waveform Output In complementary PWM mode, a brushless DC motor can easily be controlled using the timer gate control register (TGCR). Figures 10.50 to 10.53 show examples of brushless DC motor drive waveforms created using TGCR.

When output phase switching for a 3-phase brushless DC motor is performed by means of external signals detected with a Hall element, etc., clear the FB bit in TGCR to 0. In this case, the external signals indicating the polarity position are input to channel 0 timer input pins TIOC0A, TIOC0B, and TIOC0C (set with PFC). When an edge is detected at pin TIOC0A, TIOC0B, or TIOC0C, the output on/off state is switched automatically.

When the FB bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCR is cleared to 0 or set to 1.

The drive waveforms are output from the complementary PWM mode 6-phase output pins. With this 6-phase output, in the case of on output, it is possible to use complementary PWM mode output and perform chopping output by setting the N bit or P bit to 1. When the N bit or P bit is 0, level output is selected.

The 6-phase output active level (on output level) can be set with the OLSN and OLSP bits in the timer output control register (TOCR) regardless of the setting of the N and P bits.

Figure 10.50 Example of Output Phase Switching by External Input (1)

Figure 10.51 Example of Output Phase Switching by External Input (2)

Figure 10.52 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (1)

Figure 10.53 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (2)

14. A/D Conversion Start Request Setting

In complementary PWM mode, an A/D conversion start request can be set using a TGRA_3 compare-match or a compare-match on a channel other than channels 3 and 4.

When start requests using a TGRA_3 compare-match are set, A/D conversion can be started at the center of the PWM pulse.

A/D conversion start requests can be set by setting the TTGE bit to 1 in the timer interrupt enable register (TIER).

Complementary PWM Mode Output Protection Function: Complementary PWM mode output

has the following protection functions.

1. Register and counter miswrite prevention function

With the exception of the buffer registers, which can be rewritten at any time, access by the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of bit 13 in the bus controller's bus control register 1 (BCR1). Some registers in channels 3 and 4 concerned are listed below: total 21 registers of TCR_3 and TCR_4; TMDR_3 and TMDR_4; TIORH_3 and TIORH_4; TIORL_3 and TIORL_4; TIER_3 and TIER_4; TCNT_3 and TCNT_4; TGRA_3 and TGRA_4; TGRB_3 and TGRB_4; TOER; TOCR; TGCR; TCDR; and TDDR. This function enables the CPU to prevent miswriting due to the CPU runaway by disabling CPU access to the mode registers, control register, and counters. In access disabled state, an undefined value is read from the registers concerned, and cannot be modified.

2. Halting of PWM output by external signal

The 6-phase PWM output pins can be set automatically to the high-impedance state by inputting specified external signals. There are four external signal input pins. See section 10.9, Port Output Enable (POE), for details.

3. Halting of PWM output when oscillator is stopped

If it is detected that the clock input to this LSI has stopped, the 6-phase PWM output pins automatically go to the high-impedance state. The pin states are not guaranteed when the clock is restarted.

See section 4.2, Function for Detecting the Oscillator Halt, for details.

10.5 Interrupts

10.5.1 Interrupts and Priorities

There are three kinds of MTU interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 6, Interrupt Controller (INTC).

Table 10.42 lists the TPU interrupt sources.

Table 10.42 MTU Interrupts

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

Input Capture/Compare Match Interrupt: An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The MTU has 16 input capture/compare match interrupts, four each for channels 0, 3, and 4, and two each for channels 1 and 2.

Overflow Interrupt: An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The MTU has five overflow interrupts, one for each channel.

Underflow Interrupt: An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The MTU has four underflow interrupts, one each for channels 1 and 2.

10.5.2 DTC Activation

The DTC can be activated by the TGR input capture/compare match interrupt in each channel. For details, see section 8, Data Transfer Controller (DTC).

A total of 17 MTU input capture/compare match interrupts can be used as DTC activation sources, four each for channels 0 and 3, and two each for channels 1 and 2, and five for channel 4.

10.5.3 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match in each channel.

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the MTU conversion start trigger has been selected on the A/D converter at this time, A/D conversion starts.

In the MTU, a total of five TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.

10.6 Operation Timing

10.6.1 Input/Output Timing

TCNT Count Timing: Figure 10.54 shows TCNT count timing in internal clock operation, and Figure 10.55 shows TCNT count timing in external clock operation (normal mode), and Figure 10.56 shows TCNT count timing in external clock operation (phase counting mode).

Figure 10.55 Count Timing in External Clock Operation

Figure 10.56 Count Timing in External Clock Operation (Phase Counting Mode)

Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 10.57 shows output compare output timing (normal mode and PWM mode) and Figure 10.58 shows output compare output timing (complementary PWM mode and reset synchronous PWM mode).

Figure 10.57 Output Compare Output Timing (Normal Mode/PWM Mode)

Figure 10.58 Output Compare Output Timing (Complementary PWM Mode/Reset Synchronous PWM Mode)

Input Capture Signal Timing: Figure 10.59 shows input capture signal timing.

Figure 10.59 Input Capture Input Signal Timing

Timing for Counter Clearing by Compare Match/Input Capture: Figure 10.60 shows the timing when counter clearing on compare match is specified, and Figure 10.61 shows the timing when counter clearing on input capture is specified.

Figure 10.60 Counter Clear Timing (Compare Match)

Figure 10.61 Counter Clear Timing (Input Capture)

Buffer Operation Timing: Figures 10.63 and 10.64 show the timing in buffer operation.

Figure 10.63 Buffer Operation Timing (Input Capture)

10.6.2 Interrupt Signal Timing

TGF Flag Setting Timing in Case of Compare Match: Figure 10.64 shows the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.

Figure 10.64 TGI Interrupt Timing (Compare Match)

TGF Flag Setting Timing in Case of Input Capture: Figure 10.65 shows the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.

Figure 10.65 TGI Interrupt Timing (Input Capture)

Rev. 2.00, 09/04, page 255 of 720

TCFV Flag/TCFU Flag Setting Timing: Figure 10.66 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.

Figure 10.67 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU interrupt request signal timing.

Figure 10.66 TCIV Interrupt Setting Timing

Figure 10.67 TCIU Interrupt Setting Timing

Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DTC is activated, the flag is cleared automatically. Figure 10.68 shows the timing for status flag clearing by the CPU, and Figure 10.69 shows the timing for status flag clearing by the DTC.

Figure 10.69 Timing for Status Flag Clearing by DTC Activation

10.7 Usage Notes

10.7.1 Module Standby Mode Setting

MTU operation can be disabled or enabled using the module standby register. The initial setting is for MTU operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes.

10.7.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly at narrower pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.43 shows the input clock conditions in phase counting mode.

Figure 10.70 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

10.7.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$
f = \frac{P\phi}{(N+1)}
$$

Where f: Counter frequency Pφ: Peripheral clock operating frequency N: TGR set value

10.7.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 10.71 shows the timing in this case.

Figure 10.71 Contention between TCNT Write and Clear Operations

10.7.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.

Figure 10.72 Contention between TCNT Write and Increment Operations

10.7.6 Contention between TGR Write and Compare Match

When a compare match occurs in the T2 state of a TGR write cycle, the TGR write is executed and the compare match signal is generated.

Figure 10.73 shows the timing in this case.

Figure 10.73 Contention between TGR Write and Compare Match

Rev. 2.00, 09/04, page 261 of 720

10.7.7 Contention between Buffer Register Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation differs depending on channel 0 and channels 3 and 4: data on channel 0 is that after write, and on channels 3 and 4, before write.

Figures 10.74 and 10.75 show the timing in this case.

Figure 10.74 Contention between Buffer Register Write and Compare Match (Channel 0)

Figure 10.75 Contention between Buffer Register Write and Compare Match (Channels 3 and 4)

10.7.8 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be that in the buffer after input capture transfer.

Figure 10.76 shows the timing in this case.

Figure 10.76 Contention between TGR Read and Input Capture

10.7.9 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.

Figure 10.77 shows the timing in this case.

Figure 10.77 Contention between TGR Write and Input Capture

Rev. 2.00, 09/04, page 265 of 720

10.7.10 Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 10.78 Contention between Buffer Register Write and Input Capture

10.7.11 TCNT2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT1 and TCNT2 in a cascade connection, when a contention occurs during $TCNT_1$ count (during a $TCNT_2$ overflow/underflow) in the T_2 state of the $TCNT_2$ write cycle, the write to TCNT_2 is conducted, and the TCNT_1 count signal is disabled. At this point, if there is match with TGRA_1 and the TCNT_1 value, a compare signal is issued. Furthermore, when the TCNT₁ count clock is selected as the input capture source of channel 0, TGRA 0 to D_0 carry out the input capture operation. In addition, when the compare match/input capture is selected as the input capture source of TGRB_1, TGRB_1 carries out input capture operation. The timing is shown in Figure 10.79.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT clearing.

RENESAS

Rev. 2.00, 09/04, page 266 of 720

Figure 10.79 TCNT_2 Write and Overflow/Underflow Contention with Cascade Connection

10.7.12 Counter Value during Complementary PWM Mode Stop

When counting operation is stopped with TCNT 3 and TCNT 4 in complementary PWM mode, TCNT_3 has the timer dead time register (TDDR) value, and TCNT_4 is set to H'0000.

When restarting complementary PWM mode, counting begins automatically from the initialized state. This explanatory diagram is shown in Figure 10.80.

When counting begins in another operating mode, be sure that TCNT 3 and TCNT 4 are set to the initial values.

Figure 10.80 Counter Value during Complementary PWM Mode Stop

10.7.13 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle setting register (TGRA_3), timer cycle data register (TCDR), and duty setting registers (TGRB_3, TRGA_4, and TGRB_4).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance with bit settings BFA and BFB of TMDR_3. When TMDR_3's BFA bit is set to 1, TGRC_3 functions as a buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TRGA_4, while the TCBR functions as the TCDR's buffer register.

10.7.14 Reset Sync PWM Mode Buffer Operation and Compare Match Flag

When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits of TMDR 4 to 0. The TIOC4C pin will be unable to produce its waveform output if the BFA bit of TMDR_4 is set to 1

In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance with the BFA and BFB bit settings of TMDR_3. For example, if the BFA bit of TMDR_3 is set to 1, TGRC_3 functions as the buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TRGA_4.

The TGFC bit and TGFD bit of TSR_3 and TSR_4 are not set when TGRC_3 and TGRD_3 are operating as buffer registers.

Figure 10.81 shows an example of operations for TGR_3, TGR_4, TIOC3, and TIOC4, with TMDR_3's BFA and BFB bits set to 1, and TMDR_4's BFA and BFB bits set to 0.

Figure 10.81 Buffer Operation and Compare-Match Flags in Reset Sync PWM Mode

10.7.15 Overflow Flags in Reset Sync PWM Mode

When set to reset sync PWM mode, TCNT_3 and TCNT_4 start counting when the CST3 bit of TSTR is set to 1. At this point, TCNT_4's count clock source and count edge obey the TCR_3 setting.

In reset sync PWM mode, with cycle register TGRA_3's set value at H'FFFF, when specifying TGR3A compare-match for the counter clear source, TCNT_3 and TCNT_4 count up to H'FFFF, then a compare-match occurs with TGRA_3, and TCNT_3 and TCNT_4 are both cleared. At this point, TSR's overflow flag TCFV bit is not set.

Figure 10.82 shows a TCFV bit operation example in reset sync PWM mode with a set value for cycle register TGRA_3 of H'FFFF, when a TGRA_3 compare-match has been specified without synchronous setting for the counter clear source.

Figure 10.82 Reset Sync PWM Mode Overflow Flag

10.7.16 Contention between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 10.83 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.

Figure 10.83 Contention between Overflow and Counter Clearing

10.7.17 Contention between TCNT Write and Overflow/Underflow

If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 10.84 shows the operation timing when there is contention between TCNT write and overflow.

Figure 10.84 Contention between TCNT Write and Overflow

10.7.18 Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronous PWM Mode

When making a transition from channel 3 or 4 normal operation or PWM mode 1 to resetsynchronous PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-impedance state, followed by the transition to reset-synchronous PWM mode and operation in that mode, the initial pin output will not be correct.

When making a transition from normal operation to reset-synchronous PWM mode, write H'11 to registers TIORH_3, TIORL_3, TIORH_4, and TIORL_4 to initialize the output pins to low level output, then set an initial register value of H'00 before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronous PWM mode, first switch to normal operation, then initialize the output pins to low level output and set an initial register value of H'00 before making the transition to reset-synchronous PWM mode.

10.7.19 Output Level in Complementary PWM Mode and Reset-Synchronous PWM Mode

When channels 3 and 4 are in complementary PWM mode or reset-synchronous PWM mode, the PWM waveform output level is set with the OLSP and OLSN bits in the timer output control register (TOCR). In the case of complementary PWM mode or reset-synchronous PWM mode, TIOR should be set to H'00.

10.7.20 Interrupts in Module Standby Mode

If module standby mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module standby mode.

10.7.21 Simultaneous Input Capture of TCNT-1 and TCNT-2 in Cascade Connection

When cascade-connected timer counters (TCNT-1 and TCNT-2) are operated, cascade values cannot be captured even if input capture is executed simultaneously with TIOC1A or TIOC1B and TIOC2A or TIOC2B.

10.8 MTU Output Pin Initialization

10.8.1 Operating Modes

The MTU has the following six operating modes. Waveform output is possible in all of these modes.

- Normal mode (channels 0 to 4)
- PWM mode 1 (channels 0 to 4)
- PWM mode 2 (channels 0 to 2)
- Phase counting modes 1–4 (channels 1 and 2)
- Complementary PWM mode (channels 3 and 4)
- Reset-synchronous PWM mode (channels 3 and 4)

The MTU output pin initialization method for each of these modes is described in this section.

10.8.2 Reset Start Operation

The MTU output pins (TIOC*) are initialized low by a reset or in standby mode. Since MTU pin function selection is performed by the pin function controller (PFC), when the PFC is set, the MTU pin states at that point are output to the ports. When MTU output is selected by the PFC immediately after a reset, the MTU output initial level, low, is output directly at the port. When the active level is low, the system will operate at this point, and therefore the PFC setting should be made after initialization of the MTU output pins is completed.

Note: Channel number and port notation are substituted for *.

10.8.3 Operation in Case of Re-Setting Due to Error During Operation, etc.

If an error occurs during MTU operation, MTU output should be cut by the system. Cutoff is performed by switching the pin output to port output with the PFC and outputting the inverse of the active level. For large-current pins, output can also be cut by hardware, using port output enable (POE). The pin initialization procedures for re-setting due to an error during operation, etc., and the procedures for restarting in a different mode after re-setting, are shown below.

The MTU has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Possible mode transition combinations are shown in table 10.43.

Table 10.43 Mode Transition Combinations

[Legend]

Normal: Normal mode

PWM1: PWM mode 1

PWM2: PWM mode 2

PCM: Phase counting modes 1–4

CPWM: Complementary PWM mode

RPWM: Reset-synchronous PWM mode

The above abbreviations are used in some places in following descriptions.

10.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, Etc.

- When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of a TIOR setting.
- In PWM mode 1, since a waveform is not output to the $TIOC*B$ (TIOC *D) pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 1.
- In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 2.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again.
- When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode and perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER setting).

Pin initialization procedures are described below for the numbered combinations in table 10.43. The active level is assumed to be low.

Note: Channel number is substituted for * indicated in this article.

Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.85 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in normal mode after re-setting.

Figure 10.85 Error Occurrence in Normal Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. After a reset, the TMDR setting is for normal mode.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)

- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.86 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 1 after re-setting.

- 11. Set PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 1.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 2: Figure 10.87 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 2 after re-setting.

Figure 10.87 Error Occurrence in Normal Mode, Recovery in PWM Mode 2

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 2.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: PWM mode 2 can only be set for channels 0–2, and therefore TOER setting is not necessary.

Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.88 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in phase counting mode after re-setting.

Figure 10.88 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.89 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in complementary PWM mode after resetting.

Figure 10.89 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode

- 11. Initialize the normal mode waveform generation section with TIOR.
- 12. Disable operation of the normal mode waveform generation section with TIOR.
- 13. Disable channel 3 and 4 output with TOER.
- 14. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set complementary PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU output with the PFC.
- 18. Operation is restarted by TSTR.

Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Reset-Synchronous PWM Mode: Figure 10.90 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in reset-synchronous PWM mode after re-setting.

Figure 10.90 Error Occurrence in Normal Mode, Recovery in Reset-Synchronous PWM Mode

- 1 to 13 are the same as in Figure 10.89.
- 14. Select the reset-synchronous PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set reset-synchronous PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU output with the PFC.
- 18. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Normal Mode: Figure 10.91 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in normal mode after re-setting.

Figure 10.91 Error Occurrence in PWM Mode 1, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set PWM mode 1.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 1, the TIOC*B side is not initialized.)

RENESAS

- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Set normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 1: Figure 10.92 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting.

Figure 10.92 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1

- 11. Not necessary when restarting in PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 2: Figure 10.93 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.

Figure 10.93 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: PWM mode 2 can only be set for channels 0–2, and therefore TOER setting is not necessary.

Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.94 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in phase counting mode after re-setting.

Figure 10.94 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.95 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after resetting.

Figure 10.95 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

- 11. Set normal mode for initialization of the normal mode waveform generation section.
- 12. Initialize the PWM mode 1 waveform generation section with TIOR.
- 13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
- 14. Disable channel 3 and 4 output with TOER.
- 15. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set complementary PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU output with the PFC.
- 19. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Reset-Synchronous PWM Mode: Figure 10.96 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in reset-synchronous PWM mode after re-setting.

Figure 10.96 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronous PWM Mode

- 1 to 14 are the same as in Figure 10.95.
- 15. Select the reset-synchronous PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set reset-synchronous PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU output with the PFC.
- 19. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Normal Mode: Figure 10.97 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in normal mode after re-setting.

Figure 10.97 Error Occurrence in PWM Mode 2, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set PWM mode 2.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized. In the example, TIOC *A is the cycle register.)

RENESAS

- 4. Set MTU output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 1: Figure 10.98 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 2: Figure 10.99 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.

- 10. Not necessary when restarting in PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.100 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting.

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.101 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in normal mode after re-setting.

Figure 10.101 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set phase counting mode.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 4. Set MTU output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set in normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.102 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting.

Figure 10.102 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 2: Figure 10.103 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting.

Figure 10.103 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2

- 10. Set PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.104 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting.

Figure 10.104 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

- 10. Not necessary when restarting in phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.105 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.

Figure 10.105 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set complementary PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The complementary PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU output becomes the complementary PWM output initial value.)

RENESAS

- 11. Set normal mode. (MTU output goes low.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Rev. 2.00, 09/04, page 297 of 720

Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.106 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting.

Figure 10.106 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU output goes low.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.107 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the cycle and duty settings at the time the counter was stopped).

Figure 10.107 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

- 11. Set MTU output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The complementary PWM waveform is output on compare-match occurrence.

Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.108 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using completely new cycle and duty settings).

Figure 10.108 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

1 to 10 are the same as in Figure 10.105.

- 11. Set normal mode and make new settings. (MTU output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the complementary PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set complementary PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU output with the PFC.
- 17. Operation is restarted by TSTR.

Rev. 2.00, 09/04, page 300 of 720

Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Reset-Synchronous PWM Mode: Figure 10.109 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in reset-synchronous PWM mode.

- 11. Set normal mode. (MTU output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the reset-synchronous PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set reset-synchronous PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU output with the PFC.
- 17. Operation is restarted by TSTR.

Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.110 shows an explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in normal mode after re-setting.

Figure 10.110 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Select the reset-synchronous PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set reset-synchronous PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The reset-synchronous PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU output becomes the reset-synchronous PWM output initial value.)

RENESAS

- 11. Set normal mode. (MTU positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Rev. 2.00, 09/04, page 302 of 720

Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.111 shows an explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in PWM mode 1 after re-setting.

- 11. Set PWM mode 1. (MTU positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.112 shows an explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in complementary PWM mode after re-setting.

- 1 to 10 are the same as in Figure 10.110.
- 11. Disable channel 3 and 4 output with TOER.
- 12. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 13. Set complementary PWM. (The MTU cyclic output pin goes low.)
- 14. Enable channel 3 and 4 output with TOER.
- 15. Set MTU output with the PFC.
- 16. Operation is restarted by TSTR.

Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in Reset-Synchronous PWM Mode: Figure 10.113 shows an explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in reset-synchronous PWM mode after re-setting.

- 11. Set MTU output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The reset-synchronous PWM waveform is output on compare-match occurrence.

10.9 Port Output Enable (POE)

The port output enable (POE) can be used to establish a high-impedance state for high-current pins, by changing the POE0–POE3 pin input, depending on the output status of the high-current pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B/MRES, PE14/TIOC4C, PE15/TIOC4D/IRQOUT). It can also simultaneously generate interrupt requests.

The high-current pins also become high-impedance regardless of whether these pin functions are selected in cases such as when the oscillator stops or in standby mode.

10.9.1 Features

- Each of the $\overline{POE0}$ – $\overline{POE3}$ input pins can be set for falling edge, $P\phi/8 \times 16$, $P\phi/16 \times 16$, or $P\phi/128 \times 16$ low-level sampling.
- High-current pins can be set to high-impedance state by $\overline{POE0}$ – $\overline{POE3}$ pin falling-edge or lowlevel sampling.
- High-current pins can be set to high-impedance state when the high-current pin output levels are compared and simultaneous low-level output continues for one cycle or more.
- Interrupts can be generated by input-level sampling or output-level comparison results.

The POE has input-level detection circuitry and output-level detection circuitry, as shown in the block diagram of Figure 10.114.

Figure 10.114 POE Block Diagram

RENESAS

Rev. 2.00, 09/04, page 307 of 720

10.9.2 Pin Configuration

Table 10.44 Pin Configuration

Table 10.45 shows output-level comparisons with pin combinations.

Table 10.45 Pin Combinations

10.9.3 Register Configuration

The POE has the two registers. The input level control/status register 1 (ICSR1) controls both POE0–POE3 pin input signal detection and interrupts. The output level control/status register (OCSR) controls both the enable/disable of output comparison and interrupts.

Input Level Control/Status Register 1 (ICSR1): The input level control/status register (ICSR1) is a 16-bit readable/writable register that selects the $\overline{POE0}$ to $\overline{POE3}$ pin input modes, controls the enable/disable of interrupts, and indicates status.

Rev. 2.00, 09/04, page 308 of 720

Note: * The write value should always be 0.

Output Level Control/Status Register (OCSR): The output level control/status register (OCSR) is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status. If the OSF bit is set to 1, the high current pins become high impedance.

Note: * The write value should always be 0.

10.9.4 Operation

Input Level Detection Operation: If the input conditions set by the ICSR1 occur on any of the POE pins, all high-current pins become high-impedance state. However, only when the general input/output function or MTU function is selected, the large-current pin is in the high-impedance state.

1. Falling Edge Detection

When a change from high to low level is input to the POE pins.

2. Low-Level Detection

Figure 10.115 shows the low-level detection operation. Sixteen continuous low levels are sampled with the sampling clock established by the ICSR1. If even one high level is detected during this interval, the low level is not accepted.

Furthermore, the timing when the large-current pins enter the high-impedance state from the sampling clock is the same in both falling-edge detection and in low-level detection.

Figure 10.115 Low-Level Detection Operation

RENESAS

Output-Level Compare Operation: Figure 10.116 shows an example of the output-level compare operation for the combination of PE9/TIOC3B and PE11/TIOC3D. The operation is the same for the other pin combinations.

Figure 10.116 Output-Level Detection Operation

Release from High-Impedance State: High-current pins that have entered high-impedance state due to input-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing all of the bit 12–15 (POE0F–POE3F) flags of the ICSR1. Highcurrent pins that have become high-impedance due to output-level detection can be released either by returning them to their initial state with a power-on reset, or by first clearing bit 9 (OCE) of the OCSR to disable output-level compares, then clearing the bit 15 (OSF) flag. However, when returning from high-impedance state by clearing the OSF flag, always do so only after outputting a high level from the high-current pins (TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D). High-level outputs can be achieved by setting the MTU internal registers.

POE Timing: Figure 10.117 shows an example of timing from \overline{POE} input to high impedance of pin.

Figure 10.117 Falling Edge Detection Operation

10.9.5 Usage Notes

- 1. To set the POE pin as a level-detective pin, a high level signal must be firstly input to the POE pin.
- 2. To clear bits POE0F, POE1F, POE2F, POE3F, and OSF to 0, read registers ICSR1 and OCSR. Clear bits, which are read as 1, to 0, and write 1 to the other bits in the registers.

Rev. 2.00, 09/04, page 316 of 720

Section 11 Watchdog Timer

The watchdog timer (WDT) is an 8-bit timer that can reset this LSI internally if the counter overflows without rewriting the counter value due to a system crash or the like.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

The block diagram of the WDT is shown in figure 11.1.

11.1 Features

Switchable between watchdog timer mode and interval timer mode

In watchdog timer mode

• Output WDTOVF signal

If the counter overflows, it is possible to select whether this LSI is internally reset or not. A power-on reset or manual reset can be selected as an in internal reset.

In interval timer mode

- If the counter overflows, the WDT generates an interval timer interrupt (ITI).
- Clears software standby mode
- Selectable from eight counter input clocks.

Figure 11.1 Block Diagram of WDT

11.2 Input/Output Pin

Table 11.1 shows the pin configuration.

Table 11.1 Pin Configuration

RENESAS

down resistance value must be 1 MΩ or higher.
11.3 Register Descriptions

The WDT has the following three registers. For details, refer to appendix A, Internal I/O Register. To prevent accidental overwriting, TCSR, TCNT, and RSTCSR have to be written to in a method different from normal registers. For details, refer to section 11.6.1, Notes on Register Access.

- Timer control/status register (TCSR)
- Timer counter (TCNT)
- Reset control/status register (RSTCSR)

11.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable upcounter. When the timer enable bit (TME) in the timer control/status register (TCSR) is set to 1, TCNT starts counting pulses of an internal clock selected by clock select bits 2 to 0 (CKS2 to CKS0) in TCSR. When the value of TCNT overflows (changes from H'FF to H'00), a watchdog timer overflow signal (\overline{WDTOVF}) or interval timer interrupt (ITI) is generated, depending on the mode selected in the WT/IT bit of TCSR. The initial value of TCNT is H'00.

11.3.2 Timer Control/Status Register (TCSR)

RENESAS

TCSR is an 8-bit readable/writable register. Its functions include selecting the clock source to be input to TCNT, and the timer mode.

Notes: 1. Only a 0 can be written after reading 1.

 2. Section 11.3.3, Reset Control/Status Register (RSTCSR), describes in detail what happens when TCNT overflows in watchdog timer mode.

 3. The overflow interval listed is the time from when the TCNT begins counting at H'00 until an overflow occurs.

11.3.3 Reset Control/Status Register (RSTCSR)

RSTCSR is an 8-bit readable/writable register that controls the generation of the internal reset signal when TCNT overflows.

RENESAS

Note: * Only 0 can be written, for flag clearing.

11.4 Operation

11.4.1 Watchdog Timer Mode

To use the WDT as a watchdog timer, set the WT/IT and TME bits of TCSR to 1. Software must prevent TCNT overflow by rewriting the TCNT value (normally by writing H'00) before overflow occurs. No TCNT overflows will occur while the system is operating normally, but if TCNT fails to be rewritten and overflows occur due to a system crash or the like, a WDTOVF signal is output externally. The \overline{WDTOVF} signal can be used to reset the system. The \overline{WDTOVF} signal is output for 128 φ clock cycles.

If the RSTE bit in RSTCSR is set to 1, a signal to reset the chip will be generated internally simultaneous to the WDTOVF signal when TCNT overflows. Either a power-on reset or a manual reset can be selected by the RSTS bit in RSTCSR. The internal reset signal is output for 512 φ clock cycles.

When a WDT overflow reset is generated simultaneously with a reset input at the RES pin, the RES reset takes priority, and the WOVF bit in RSTCSR is cleared to 0.

The following are not initialized by a WDT reset signal:

- POE (port output enable) of MTU and MMT registers
- PFC (pin function controller) registers
- I/O port registers

These registers are initialized only by an external power-on reset.

Figure 11.2 Operation in Watchdog Timer Mode

11.4.2 Interval Timer Mode

To use the WDT as an interval timer, clear WT/IT to 0 and set TME to 1 in TCSR. An interval timer interrupt (ITI) is generated each time the timer counter (TCNT) overflows. This function can be used to generate interval timer interrupts at regular intervals.

Figure 11.3 Operation in Interval Timer Mode

Rev. 2.00, 09/04, page 323 of 720

11.4.3 Clearing Software Standby Mode

The watchdog timer has a special function to clear software standby mode with an NMI interrupt or IRQ0 to IRQ3 interrupts. When using software standby mode, set the WDT as described below.

Before Transition to Software Standby Mode: The TME bit in TCSR must be cleared to 0 to stop the watchdog timer counter before entering software standby mode. The chip cannot enter software standby mode while the TME bit is set to 1. Set bits CKS2 to CKS0 in TCSR so that the counter overflow interval is equal to or longer than the oscillation settling time. See section 25.3, AC Characteristics, for the oscillation settling time.

Recovery from Software Standby Mode: When an NMI signal or $\overline{RQ0}$ to $\overline{RQ3}$ signals are received in software standby mode, the clock oscillator starts running and TCNT starts incrementing at the rate selected by bits CKS2 to CKS0 before software standby mode was entered. When TCNT overflows (changes from H'FF to H'00), the clock is presumed to be stable and usable; clock signals are supplied to the entire chip and software standby mode ends.

For details on software standby mode, see section 24, Power-Down Modes.

11.4.4 Timing of Setting the Overflow Flag (OVF)

In interval timer mode, when TCNT overflows, the OVF bit of TCSR is set to 1 and an interval timer interrupt (ITI) is simultaneously requested. Figure 11.4 shows this timing.

Figure 11.4 Timing of Setting OVF

11.4.5 Timing of Setting the Watchdog Timer Overflow Flag (WOVF)

When TCNT overflows in watchdog timer mode, the WOVF bit of RSTCSR is set to 1 and a WDTOVF signal is output. When the RSTE bit in RSTCSR is set to 1, TCNT overflow enables an internal reset signal to be generated for the entire chip. Figure 11.5 shows this timing.

Figure 11.5 Timing of Setting WOVF

11.5 Interrupts

During interval timer mode operation, an overflow generates an interval timer interrupt (ITI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine.

Table 11.2 WDT Interrupt Source (in Interval Timer Mode)

11.6 Usage Notes

11.6.1 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

Writing to TCNT and TCSR: These registers must be written by a word transfer instruction. They cannot be written by byte transfer instructions.

TCNT and TCSR both have the same write address. The write data must be contained in the lower byte of the written word. The upper byte must be H'5A (for TCNT) or H'A5 (for TCSR) (figure 11.6). This transfers the write data from the lower byte to TCNT or TCSR.

Figure 11.6 Writing to TCNT and TCSR

Writing to RSTCSR: RSTCSR must be written by a word access to address H'FFFF8612. It cannot be written by byte transfer instructions.

Procedures for writing 0 to WOVF (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are different, as shown in figure 11.7.

To write 0 to the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to the RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data. The values of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respectively. The WOVF bit is not affected.

Figure 11.7 Writing to RSTCSR

Reading from TCNT, TCSR, and RSTCSR: TCNT, TCSR, and RSTCSR are read like other registers. Use byte transfer instructions. The read addresses are H'FFFF8610 for TCSR, H'FFFF8611 for TCNT, and H'FFFF8613 for RSTCSR.

11.6.2 TCNT Write and Increment Contention

If a timer counter increment clock pulse is generated during the T3 state of a write cycle to TCNT, the write takes priority and the timer counter is not incremented. Figure 11.8 shows this operation.

Figure 11.8 Contention between TCNT Write and Increment

11.6.3 Changing CKS2 to CKS0 Bit Values

If the values of bits CKS2 to CKS0 in the timer control/status register (TCSR) are rewritten while the WDT is running, the count may not increment correctly. Always stop the watchdog timer (by clearing the TME bit to 0) before rewriting the values of bits CKS2 to CKS0.

11.6.4 Changing between Watchdog Timer/Interval Timer Modes

To prevent incorrect operation, always stop the watchdog timer (by clearing the TME bit to 0) before switching between interval timer mode and watchdog timer mode.

RENESAS

Rev. 2.00, 09/04, page 327 of 720

11.6.5 System Reset by WDTOVF **Signal**

If a \overline{WDTOVF} output signal is input to the \overline{RES} pin, the chip cannot initialize correctly.

Avoid logical input of the \overline{WDTOVF} signal to the \overline{RES} input pin. To reset the entire system with the WDTOVF signal, use the circuit shown in figure 11.9.

Figure 11.9 Example of System Reset Circuit Using WDTOVF **Signal**

11.6.6 Internal Reset in Watchdog Timer Mode

If the RSTE bit is cleared to 0 in watchdog timer mode, the chip will not be reset internally when a TCNT overflow occurs, but TCNT and TCSR in the WDT will be reset.

11.6.7 Manual Reset in Watchdog Timer Mode

When an internal reset is effected by TCNT overflow in watchdog timer mode, the processor waits until the end of the bus cycle at the time of manual reset generation before making the transition to manual reset exception processing. Therefore, the bus cycle is retained in a manual reset, but if a manual reset occurs while the bus is released, manual reset exception processing will be deferred until the CPU acquires the bus. However, if the interval from generation of the manual reset until the end of the bus cycle is equal to or longer than the internal manual reset interval of 512 cycles, the internal manual reset source is ignored instead of being deferred, and manual reset exception processing is not executed.

11.6.8 Handling of **WDTOVF** pin

Do not pull-down the WDTOVF pin. If this pin need to be pulled-down, the pull-down resistance value must be 1 $\text{M}\Omega$ or higher.

Section 12 Serial Communication Interface (SCI)

This LSI has three independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clocked synchronous serial communication. In asynchronous serial communication mode, serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

12.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

• On-chip baud rate generator allows any bit rate to be selected

External clock can be selected as a transfer clock source.

- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
- Four interrupt sources

Four interrupt sources — transmit-end, transmit-data-empty, receive-data-full, and receive $error$ — that can issue requests.

The transmit-data-empty interrupt and receive data full interrupts can activate the data transfer controller (DTC).

• Module standby mode can be set

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Multiprocessor bit: 1 or 0
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in case of a framing error

Clocked Synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors detected

Note: The description in this section are based on LSB-first transfer.

Figure 12.1 shows a block diagram of the SCI.

Figure 12.1 Block Diagram of SCI

12.2 Input/Output Pins

Table 12.1 shows the serial pins for each SCI channel.

Table 12.1 Pin Configuration

Notes: * Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

12.3 Register Descriptions

The SCI has the following registers for each channel. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

Channel 2

- Serial Mode Register_2 (SMR_2)
- Bit Rate Register 2 (BRR 2)
- Serial Control Register 2 (SCR 2)
- Transmit Data Register 2 (TDR 2)
- Serial Status Register 2 (SSR 2)
- Receive Data Register 2 (RDR 2)
- Serial Direction Control Register_2 (SDCR_2)

Channel 3

- Serial Mode Register 3 (SMR 3)
- Bit Rate Register 3 (BRR 3)
- Serial Control Register 3 (SCR 3)
- Transmit Data Register 3 (TDR 3)
- Serial Status Register_3 (SSR_3)
- Receive Data Register_3 (RDR_3)
- Serial Direction Control Register_3 (SDCR_3)

Channel 4

- Serial Mode Register_4 (SMR_4)
- Bit Rate Register_4 (BRR_4)
- Serial Control Register 4 (SCR 4)
- Transmit Data Register 4 (TDR 4)
- Serial Status Register 4 (SSR 4)
- Receive Data Register 4 (RDR 4)
- Serial Direction Control Register 4 (SDCR 4)

Rev. 2.00, 09/04, page 332 of 720

12.3.1 Receive Shift Register (RSR)

RSR is a shift register used to receive serial data that is input to the RxD pin and convert it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly read or written to by the CPU.

12.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR where it is stored. After this, RSR is receive-enabled. Since RSR and RDR function as a double buffer in this way, enables continuous receive operations to be performed. After confirming that the RDRF bit in SSR is set to 1, read RDR for only once. RDR cannot be written to by the CPU. The initial value of RDR is H'00.

12.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin. TSR cannot be directly accessed by the CPU.

12.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores transmit data. When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structures of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during serial transmission, the SCI transfers the written data to TSR to continue transmission. Although TDR can be read or written to by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR for only once after confirming that the TDRE bit in SSR is set to 1. The initial value of TDR is H'FF.

12.3.5 Serial Mode Register (SMR)

RENESAS

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source.

12.3.6 Serial Control Register (SCR)

SCR is a register that performs enabling or disabling of SCI transfer operations and interrupt requests, and selection of the transfer clock source. For details on interrupt requests, refer to section 12.7, SCI Interrupts.

12.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER; they can only be cleared.

12.3.8 Serial Direction Control Register (SDCR)

Initial

The DIR bit in the serial direction control register (SDCR) selects LSB-first or MSB-first transfer. With an 8-bit data length, LSB-first/MSB-first selection is available regardless of the communication mode. With a 7-bit data length, LSB-first transfer must be selected. The description in this section assumes LSB-first transfer.

12.3.9 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 12.2 shows the relationships between the N setting in BRR and the effective bit rate B_0 for asynchronous and clocked synchronous modes. The initial value of BRR is H'FF, and it can be read or written to by the CPU at all times.

Table 12.2 Relationships between N Setting in BRR and Effective Bit Rate B₀^{*s*}

Notes: B_o: Effective bit rate (bit/s) Actual transfer speed according to the register settings

- B₁: Logical bit rate (bit/s) Specified transfer speed of the target system
	- N: BRR setting for baud rate generator $(0 \le N \le 255)$
	- Pφ: Peripheral clock operating frequency (MHz)
	- n : Determined by the SMR settings shown in the following tables.

Table 12.3 shows sample N settings in BRR in normal asynchronous mode. Table 12.4 shows the maximum bit rate for each frequency in normal asynchronous mode. Table 12.6 shows sample N settings in BRR in clocked synchronous mode. For details, refer to section 12.4.2, Receive Data Sampling Timing and Reception Margin in Asynchronous Mode. Tables 12.5 and 12.7 show the maximum bit rates with external clock input.

Operating Frequency Pφ **(MHz)**

Table 12.3 BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

	Table 12.3 BRR Settings for Various Bit Rates (Asynchronous Mode) (2)			
--	---	--	--	--

Operating Frequency Pφ **(MHz)**

	Operating Frequency Po (MHz)															
Logical		24		25				26			28			30		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error $(\%)$	n	N	Error $(\%)$	n	N	Error $(\%)$	
110	2	212	0.03	2	221	-0.02	2	230	-0.08	$\overline{2}$	248	-0.17	3	66	-0.62	
150	2	155	0.16	2	162	-0.15	2	168	0.16	$\overline{2}$	181	0.16	2	194	0.16	
300	$\overline{2}$	77	0.16	2	80	0.47	$\overline{2}$	84	-0.43	$\overline{2}$	90	0.16	$\overline{2}$	97	-0.35	
600	1	155	0.16	1	162	-0.15	1	168	0.16	1	181	0.16	$\overline{2}$	48	-0.35	
1200	1	77	0.16	$\mathbf{1}$	80	0.47	1	84	-0.43	1	90	0.16	1	97	-0.35	
2400	1	38	0.16	1	40	-0.76	1	41	0.76	1	45	-0.93	1	48	-0.35	
4800	0	155	0.16	0	162	-0.15	0	168	0.16	Ω	181	0.16	Ω	194	0.16	
9600	0	77	0.16	0	80	0.47	0	84	-0.43	0	90	0.16	Ω	97	-0.35	
14400	0	51	0.16	0	53	0.47	0	55	0.76	Ω	60	-0.39	Ω	64	0.16	
19200	0	38	0.16	0	40	-0.76	Ω	41	0.76	Ω	45	-0.93	Ω	48	-0.35	
28800	0	25	0.16	0	26	0.47	0	27	0.76	Ω	29	1.27	0	32	-1.36	
31250	0	23	0.00	0	24	0.00	$\mathbf 0$	25	0.00	Ω	27	0.00	0	29	0.00	
38400	Ω	19	-2.34	0	19	1.73	0	20	0.76	Ω	22	-0.93	Ω	23	1.73	

Table 12.3 BRR Settings for Various Bit Rates (Asynchronous Mode) (3)

Table 12.3 BRR Settings for Various Bit Rates (Asynchronous Mode) (4)

	Operating Frequency Pφ (MHz)		
--	------------------------------	--	--

Rev. 2.00, 09/04, page 343 of 720

$P\phi$ (MHz)	n	N	Maximum Bit Rate (bit/s)	
4	0	0	125000	
8	0	0	250000	
10	0	0	312500	
12	0	0	375000	
14	0	0	437500	
16	0	0	500000	
18	0	0	562500	
20	0	0	625000	
22	0	0	687500	
24	0	0	750000	
25	0	0	781250	
26	0	0	812500	
28	0	0	875000	
30	0	0	937500	
32	0	0	1000000	
34	0	0	1062500	
36	0	0	1125000	
38	$\mathsf 0$	0	1187500	
40	0	0	1250000	

Table 12.4 Maximum Bit Rate for Each Frequency when Using Baud Rate Generator (Asynchronous Mode)

$P\phi$ (MHz)	External Clock (MHz)	Maximum Bit Rate (bit/s)
4	1.0000	62500
6	1.5000	93750
8	2.0000	125000
10	2.5000	156250
12	3.0000	187500
14	3.5000	218750
16	4.0000	250000
18	4.5000	281250
20	5.0000	312500
22	5.5000	343750
24	6.0000	375000
25	6.2500	390625
26	6.5000	406250
28	7.0000	437500
30	7.5000	468750
32	8.0000	500000
34	8.5000	531250
36	9.0000	562500
38	9.5000	593750
40	10.0000	625000

Table 12.5 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

	Operating Frequency Po (MHz)											
Logical Bit	4			6		8		10		12		
Rate (bit/s)	n	N	n	N	n	N	n	N	n	N		
250	$\overline{2}$	124	$\overline{2}$	187	2	249	3	77	3	93		
500	1	249	$\overline{2}$	93	$\overline{2}$	124	$\overline{2}$	155	$\overline{2}$	187		
1000	1	124	1	187	1	249	2	77	2	93		
2500	1	49	1	74	1	99	1	124	1	149		
5000	1	24			1	49	1	61	1	74		
10000	0	99	$\mathbf 0$	149	1	24	0	249				
25000	0	39	$\mathbf 0$	59	1	9	$\mathbf 0$	99	1	14		
50000	0	19	$\mathbf 0$	29	1	$\overline{4}$	0	49	0	59		
100000	$\mathbf 0$	9	$\mathbf 0$	14	$\mathbf 0$	19	$\mathbf 0$	24	$\mathbf 0$	29		
250000	$\mathbf 0$	3	$\mathbf 0$	5	$\mathbf 0$	$\overline{7}$	0	9	$\mathbf 0$	11		
500000	0	1	0	\overline{c}	0	3	0	4	0	5		
1000000	$\mathbf 0$	0*			$\mathbf 0$	1			$\mathbf 0$	$\overline{2}$		
2500000							0	0*				
5000000												

Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)

Rev. 2.00, 09/04, page 346 of 720

	Operating Frequency Po (MHz)											
Logical Bit		14		16		18		20		22		
Rate (bit/s)	n	N	n	N	n	N	n	N	n	N		
250	3	108	3	124	3	140	3	155	3	171		
500	\overline{c}	218	\overline{c}	249	3	69	3	77	3	85		
1000	\overline{c}	108	\overline{c}	124	2	140	$\overline{2}$	155	3	42		
2500	1	174	\overline{c}	49	1	224	1	249	\overline{c}	68		
5000	1	86	\overline{c}	24	1	112	1	124	1	137		
10000	1	43	1	49	1	55	1	62	1	68		
25000	$\mathbf 0$	139	1	19	0	179	1	24	0	219		
50000	0	69	1	9	0	89	0	99	0	109		
100000	$\mathbf 0$	34	1	4	0	44	0	49	0	54		
250000	$\mathbf 0$	13	1	1	0	17	0	19	0	21		
500000	0	6	1	$\mathbf 0$	0	8	0	9	0	10		
1000000			0	3			0	$\overline{4}$				
2500000							0	1				
5000000							0	0*				

Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)

		Operating Frequency Po (MHz)											
Logical Bit		24		25		26		28		30			
Rate (bit/s)	n	N	n	N	n	N	n	N	n	N			
250	3	187	3	194	3	202	3	218	3	233			
500	3	93	3	97	3	101	3	108	3	116			
1000	$\overline{2}$	187	$\overline{2}$	194	\overline{c}	202	2	218	2	233			
2500	$\overline{2}$	74	$\overline{2}$	77	$\overline{2}$	80	$\overline{2}$	86	2	93			
5000	1	149	1	155	1	162	1	174	1	187			
10000	1	74	1	77	1	80	1	86	1	93			
25000	1	29	$\mathbf 0$	249			1	34					
50000	1	14	$\mathbf 0$	124	0	129	0	139	0	149			
100000	$\mathbf 0$	59	$\mathbf 0$	62	$\mathbf 0$	64	0	69	$\mathbf 0$	74			
250000	$\mathbf 0$	23	$\mathbf 0$	24	0	25	0	27	$\mathbf 0$	29			
500000	0	11			0	12	0	13	0	14			
1000000	$\mathbf 0$	5					0	6					
2500000									$\mathbf 0$	$\overline{2}$			
5000000													

Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (3)

Rev. 2.00, 09/04, page 348 of 720

		Operating Fiequency Figurity											
Logical Bit	32			34		36		38		40			
Rate (bit/s)	n	N	n	N	n	N	n	N	n	N			
250	3	249											
500	3	124	3	132	3	140	3	147	3	155			
1000	$\overline{2}$	249	3	65	3	69	3	73	3	77			
2500	$\mathbf{2}$	99	$\overline{2}$	105	2	112	$\overline{2}$	118	2	124			
5000	$\overline{2}$	49	1	212	1	224	1	237	1	249			
10000	$\overline{2}$	24	1	105	1	112	1	118	1	124			
25000	$\overline{2}$	9			1	44			1	49			
50000	$\overline{2}$	$\overline{4}$	$\mathbf 0$	169	0	179	0	189	1	24			
100000	1	9	$\mathbf 0$	84	0	89	0	94	0	99			
250000	1	3	$\mathbf 0$	33	0	35	0	37	0	39			
500000	1	1	0	16	0	17	0	18	0	19			
1000000	1	0			0	8			0	9			
2500000									0	3			
5000000									0	1			

Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (4)

Operating Frequency Pφ **(MHz)**

$P\phi$ (MHz)	External Clock (MHz)	Maximum Bit Rate (bit/s)
4	0.6667	666666.7
6	1.0000	1000000.0
8	1.3333	1333333.3
10	1.6667	1666666.7
12	2.0000	2000000.0
14	2.3333	2333333.3
16	2.6667	2666666.7
18	3.0000	3000000.0
20	3.3333	3333333.3
22	3.6667	3666666.7
24	4.0000	4000000.0
25	4.1667	4166666.7
26	4.3333	4333333.3
28	4.6667	4666666.7
30	5.0000	5000000.0
32	5.3333	5333333.3
34	5.6667	5666666.7
36	6.0000	6000000.0
38	6.3333	6333333.3
40	6.6667	6666666.7

Table 12.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

[Legend]

- : Can be set, but there will be a degree of error.

* : Continuous transfer is not possible.

Note: Settings with an error of 1% or less are recommended.

12.4 Operation in Asynchronous Mode

Figure 12.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data, a parity bit, and finally stop bits (high level). In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the communication line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 12.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

12.4.1 Data Transfer Format

Table 12.8 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting. For details on the multiprocessor bit, refer to section 12.5, Multiprocessor Communication Function.

RENESAS

Table 12.8 Serial Transfer Formats (Asynchronous Mode)

Legend
S:

Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit
X: Don't care

Don't care

12.4.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the bit rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 12.3. Thus the reception margin in asynchronous mode is given by formula (1) below.

M = 0.5 – ¹ 2N (D – 0.5) N – – (L – 0.5) F × 100% Formula (1)

Where $M:$ Reception margin $(\%)$

- N: Ratio of bit rate to clock $(N = 16)$
- D: Clock duty $(D = 0$ to 1.0)
- L: Frame length $(L = 9$ to 12)
- F: Absolute value of clock rate deviation

Assuming values of $F = 0$ and $D = 0.5$ in formula (1), a reception margin is given by formula below.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100$ [%] = 46.875%

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

Figure 12.3 Receive Data Sampling Timing in Asynchronous Mode

12.4.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's serial clock, according to the setting of the C/A bit in SMR and the CKE1 and CKE0 bits in SCR. When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 12.4.

The clock must not be stopped during operation.

Figure 12.4 Relation between Output Clock and Transmit Data Phase (Asynchronous Mode)

12.4.4 SCI initialization (Asynchronous mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.

Figure 12.5 Sample SCI Initialization Flowchart

12.4.5 Data transmission (Asynchronous mode)

Figure 12.6 shows an example of the operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a transmit data empty interrupt request (TXI) is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

Figure 12.7 shows a sample flowchart for transmission in asynchronous mode.

Figure 12.6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)

- [1] SCI initialization: Set the TxD pin using the PFC. After the TE bit is set to 1, 1 is output for one frame, and transmission is enabled. However, data is not transmitted.
- [2] SCI status check and transmit data write: Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0.
- [3] Serial transmission continuation procedure: To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request, and data is written to TDR.
- [4] Break output at the end of serial transmission: To output a break in serial transmission, first clear the port data register (DR) to 0, then clear the TE bit to 0 in SCR and use the PFC to select the TxD pin as an output port.

Figure 12.7 Sample Serial Transmission Flowchart

12.4.6 Serial data reception (Asynchronous mode)

Figure 12.8 shows an example of the operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI monitors the communication line, and if a start bit is detected, performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag is still set to 1) occurs, the OER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt processing routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.

Figure 12.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

Table 12.9 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 12.9 shows a sample flow chart for serial data reception.

SSR Status Flag

Note: * The RDRF flag retains its state before data reception.

- [1] SCI initialization: Set the RxD pin using the PFC.
- [2] [3] Receive error processing and break detection: If a receive error occurs, read the ORER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.
- [4] SCI status check and receive data read: Read SSR and check that $RDF = 1$. then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial reception continuation procedure: To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0. The RDRF flag is cleared automatically when DTC is activated by an RXI interrupt and the RDR value is read.

Figure 12.9 Sample Serial Reception Data Flowchart (1)

Figure 12.9 Sample Serial Reception Data Flowchart (2)

12.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 12.10 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. The receiving station skips data until data with a 1 multiprocessor bit is sent. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER to 1 are inhibited until data with a 1 multiprocessor bit is received. On reception of receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

Figure 12.10 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

12.5.1 Multiprocessor Serial Data Transmission

Figure 12.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.

Figure 12.11 Sample Multiprocessor Serial Transmission Flowchart

12.5.2 Multiprocessor Serial Data Reception

Figure 12.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 12.12 shows an example of SCI operation for multiprocessor format reception.

Figure 12.12 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Figure 12.13 Sample Multiprocessor Serial Reception Flowchart (1)

Figure 12.13 Sample Multiprocessor Serial Reception Flowchart (2)

12.6 Operation in Clocked Synchronous Mode

Figure 12.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses. Data is transferred in 8-bit units. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 12.14 Data Format in Clocked Synchronous Communication (For LSB-First)

12.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the serial clock is output from the SCK pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed, the clock is fixed high. Only in reception, the serial clock is continued generating until an overrun error is occurred or the RE bit is cleared to 0. To execute reception in one-character units, select an external clock as a clock source.

12.6.2 SCI initialization (Clocked Synchronous mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described in a sample flowchart in figure 12.15. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the RDRF, PER, FER, and ORER flags, or the contents of RDR.

Rev. 2.00, 09/04, page 368 of 720

Figure 12.15 Sample SCI Initialization Flowchart

12.6.3 Serial data transmission (Clocked Synchronous mode)

Figure 12.16 shows an example of SCI operation for transmission in clocked synchronous mode. In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty (TXI) interrupt request is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified and synchronized with the input clock when use of an external clock has been specified.

Rev. 2.00, 09/04, page 369 of 720

- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated. The SCK pin is fixed high.

Figure 12.17 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1. Make sure to clear the receive error flags to 0 before starting transmission. Note that clearing the RE bit to 0 does not clear the receive error flags.

Figure 12.16 Sample SCI Transmission Operation in Clocked Synchronous Mode

Figure 12.17 Sample Serial Transmission Flowchart

12.6.4 Serial data reception (Clocked Synchronous mode)

Figure 12.18 shows an example of SCI operation for reception in clocked synchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI performs internal initialization in synchronization with a synchronization clock input or output, starts receiving data, and stores the received data in RSR.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt processing routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.

Figure 12.18 Example of SCI Operation in Reception

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 12.19 shows a sample flowchart for serial data reception.

Figure 12.19 Sample Serial Reception Flowchart

12.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous mode)

Figure 12.20 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations after the SCI initialization. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.

[1] SCI initialization: Set the TxD and RxD pins using the PFC.

- [2] SCI status check and transmit data write: Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0. Transition of the TDRE flag from 0 to 1 can also be identified by a TXI interrupt.
- [3] Receive error processing: If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Transmission/reception cannot be resumed if the ORER flag is set to 1.
- [4] SCI status check and receive data read: Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial transmission/reception continuation procedure:

 To continue serial transmission/ reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR and clear the TDRE flag to 0.

 Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request and data is written to TDR. Also, the RDRF flag is cleared automatically when the DTC is activated by a receive data full interrupt (RXI) request and the RDR value is read.

Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first clear the TE bit and RE bit to 0, then set both these bits to 1 simultaneously.

Figure 12.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations

12.7 SCI Interrupts

12.7.1 Interrupts in Normal Serial Communication Interface Mode

Table 12.10 shows the interrupt sources in normal serial communication interface mode. A different interrupt vector is assigned to each interrupt source, and individual interrupt sources can be enabled or disabled using the enable bits in SCR.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt request can activate the DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DTC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt request can activate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC.

A TEI interrupt is generated when the TEND flag is set to 1 while the TEIE bit is set to 1. If a TEI interrupt and a TXI interrupt are generated simultaneously, the TXI interrupt has priority for acceptance. However, note that if the TDRE and TEND flags are cleared simultaneously by the TXI interrupt routine, the SCI cannot branch to the TEI interrupt routine later.

RENESAS

Table 12.10 SCI Interrupt Sources

12.8 Usage Notes

12.8.1 TDR Write and TDRE Flag

The TDRE bit in the serial status register (SSR) is a status flag indicating transferring of transmit data from TDR into TSR. The SCI sets the TDRE bit to 1 when it transfers data from TDR to TSR.

Data can be written to TDR regardless of the TDRE bit status.

If new data is written in TDR when TDRE is 0, however, the old data stored in TDR will be lost because the data has not yet been transferred to TSR. Before writing transmit data to TDR, be sure to check that the TDRE bit is set to 1.

12.8.2 Module Standby Mode Setting

SCI operation can be disabled or enabled using the module standby control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes.

12.8.3 Break Detection and Processing (Asynchronous Mode Only)

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is set, and the PER flag may also be set. Note that, since the SCI continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

12.8.4 Sending a Break Signal (Asynchronous Mode Only)

The TxD pin becomes of the I/O port general I/O pin with the I/O direction and level determined by the port data register (DR) and the port I/O register (IOR) of the pin function controller (PFC). These conditions allow break signals to be sent.

The DR value is substituted for the marking status until the PFC is set. Consequently, the output port is set to initially output a 1.

To send a break in serial transmission, first clear the DR to 0, then establish the TxD pin as an output port using the PFC.

When the TE bit is cleared to 0, the transmission section is initialized regardless of the present transmission status.

Rev. 2.00, 09/04, page 377 of 720

12.8.5 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0 .

12.8.6 Constraints on DTC Use

- 1. When using an external clock source for the serial clock, update TDR with the DTC, and then after the elapse of five peripheral clocks $(P\phi)$ or more, input a transmit clock. If a transmit clock is input in the first four $P\phi$ clocks after TDR is written, an error may occur (figure 12.21).
- 2. Before reading the receive data register (RDR) with the DTC, select the receive-data-full (RXI) interrupt of the SCI as a start-up source.

Figure 12.21 Example of Clocked Synchronous Transmission with DTC

12.8.7 Cautions on Clocked Synchronous External Clock Mode

- 1. Set $TE = RE = 1$ only when external clock SCK is 1.
- 2. Do not set TE = RE = 1 until at least four P ϕ clocks after external clock SCK has changed from 0 to 1.
- 3. When receiving, RDRF is 1 when RE is cleared to 0 after 2.5–3.5 Pφ clocks from the rising edge of the RxD D7 bit SCK input, but copying to RDR is not possible.

12.8.8 Caution on Clocked Synchronous Internal Clock Mode

When receiving, RDRF is 1 when RE is cleared to 0 after 1.5 P_φ clocks from the rising edge of the RxD D7 bit SCK output, but copying to RDR is not possible.

Rev. 2.00, 09/04, page 378 of 720

Section 13 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter. The block diagram of the A/D converter is shown in figure 13.1.

13.1 Features

- 10-bit resolution
- Input channels

16 channels (two independent A/D conversion modules)

- Conversion time: 6.7 us per channel (at $P\phi = 20$ MHz operation), 5.4 us (during $P\phi = 25$ MHz operation)
- Three operating modes
	- Single mode: Single-channel A/D conversion
	- Continuous scan mode: Repetitive A/D conversion on 1 to 8 channels
	- Single-cycle scan mode: Continuous A/D conversion on 1 to 8 channels
- Data registers
	- Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three methods for conversion start
	- Software
	- Conversion start trigger from multifunction timer pulse unit (MTU) or motor management timer (MMT)
	- External trigger signal
- Interrupt request
	- An A/D conversion end interrupt request (ADI) can be generated
- Module stop mode can be set

Rev. 2.00, 09/04, page 379 of 720

Figure 13.1 Block Diagram of A/D Converter (For One Module)

13.2 Input/Output Pins

Table 13.1 summarizes the input pins used by the A/D converter. This LSI has two A/D conversion modules, each of which can be operated independently. The input channels are divided into four channel sets.

Table 13.1 Pin Configuration

Note: The connected A/D module differs for each pin. The control registers of each module must be set.

13.3 Register Description

The A/D converter has the following registers. For details on register addresses, refer to appendix A, Internal I/O Register.

- A/D data register 0 (H/L) (ADDR0)
- A/D data register 1 (H/L) (ADDR1)
- A/D data register 2 (H/L) (ADDR2)
- A/D data register 3 (H/L) (ADDR3)
- A/D data register 4 (H/L) (ADDR4)
- A/D data register 5 (H/L) (ADDR5)
- A/D data register 6 (H/L) (ADDR6)
- A/D data register 7 (H/L) (ADDR7)
- A/D data register 8 (H/L) (ADDR8)
- A/D data register 9 (H/L) (ADDR9)
- A/D data register 10 (H/L) (ADDR10)
- A/D data register 11 (H/L) (ADDR11)
- A/D data register 12 (H/L) (ADDR12)
- A/D data register 13 (H/L) (ADDR13)
- A/D data register 14 (H/L) (ADDR14)
- A/D data register 15 (H/L) (ADDR15)
- A/D control/status register_0 (ADCSR_0)
- A/D control/status register_1 (ADCSR_1)
- A/D control register_0 (ADCR_0)
- A/D control register 1 (ADCR 1)
- A/D trigger select register (ADTSR)

13.3.1 A/D Data Registers 0 to 15 (ADDR0 to ADDR15)

ADDRs are 16-bit read-only registers. The conversion result for each analog input channel is stored in ADDR with the corresponding number. (For example, the conversion result of AN4 is stored in ADDR4.)

The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.

The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. The temporary register contents are transferred from the ADDR when the upper byte data is read. When reading the ADDR, read the upper byte before the lower byte, or read in word unit. The initial value of ADDR is H'0000.

Rev. 2.00, 09/04, page 382 of 720

13.3.2 A/D Control/Status Registers 0, 1 (ADCSR_0, ADCSR_1)

Bit Bit Name Initial Value R/W Description 7 ADF 0 R/(W)* A/D End Flag A status flag that indicates the end of A/D conversion. [Setting conditions] When A/D conversion ends in single mode • When A/D conversion ends on all specified channels in scan mode [Clearing conditions] When 0 is written after reading $ADF = 1$ • When the DTC is activated by an ADI interrupt and ADDR is read with the DISEL bit in DTMR of $DTC = 0$ 6 ADIE 0 R/W A/D Interrupt Enable The A/D conversion end interrupt (ADI) request is enabled when 1 is set When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0. 5 4 ADM1 ADM0 Ω Ω R/W R/W A/D Mode 1 and 0 Select the A/D conversion mode. 00: Single mode 01: 4-channel scan mode 10: 8-channel scan mode 11: Setting prohibited When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0. 3 1 R Reserved This bit is always read as 1, and should only be written with 1. \mathfrak{p} 1 Ω CH₂ CH1 CH0 Ω Ω Ω R/W R/W R/W Channel Select 2 to 0 Select analog input channels. See table 13.2. When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0.

RENESAS

ADCSR for each module controls A/D conversion operations.

Note: $*$ Only 0 can be written to clear the flag.

Table 13.2 Channel Select List

Analog Input Channels

Notes: 1. In 8-channel scan mode, the CH2 bit must be cleared to 0.

2. Continuous scan mode or single-cycle scan mode can be selected with the ADCS bit.

13.3.3 A/D Control Registers 0, 1 (ADCR_0, ADCR_1)

ADCR for each module controls A/D conversion started by an external trigger signal and selects the operating clock.

13.3.4 A/D Trigger Select Register (ADTSR)

The ADTSR enables an A/D conversion started by an external trigger signal.

13.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes; single mode and scan mode. There are two kinds of scan mode: continuous mode and single-cycle mode. When changing the operating mode or analog input channel, in order to prevent incorrect operation, first clear the ADST bit to 0 in ADCR. The ADST bit can be set at the same time when the operating mode or analog input channel is changed.

13.4.1 Single Mode

In single mode, A/D conversion is to be performed only once on the specified single channel. The operations are as follows.

- 1. A/D conversion is started when the ADST bit in ADCR is set to 1, according to software, MTU, MMT, or external trigger input.
- 2. When A/D conversion is completed, the result is transferred to the A/D data register corresponding to the channel.
- 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the idle state. When the ADST bit is cleared to 0 during A/D conversion, A/D conversion stops and the A/D converter enters the idle state.

13.4.2 Continuous Scan Mode

In continuous scan mode, A/D conversion is to be performed sequentially on the specified channels (eight channels maximum). The operations are as follows.

- 1. When the ADST bit in ADCR is set to 1 by software, MTU, MMT, or external trigger input, A/D conversion starts on the channel with the lowest number in the group (AN0, AN1, ..., AN3).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends. Conversion of the first channel in the group starts again.
- 4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters the idle state.

13.4.3 Single-Cycle Scan Mode

In single-cycle scan mode, A/D conversion is to be performed once on the specified channels (eight channels maximum). Operations are as follows.

- 1. When the ADST bit in ADCR is set to 1 by a software, MTU, MMT, or external trigger input, A/D conversion starts on the channel with the lowest number in the group (AN0, AN1, ..., AN3).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends.
- 4. After A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the idle state. When the ADST bit is cleared to 0 during A/D conversion, A/D conversion stops and the A/D converter enters the idle state.

13.4.4 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit for each module. The A/D converter samples the analog input when the A/D conversion start delay time $(t_{\rm p})$ has passed after the ADST bit in ADCR is set to 1, then starts conversion. Figure 13.2 shows the A/D conversion timing. Table 13.3 shows the A/D conversion time.

As indicated in figure 13.2, the A/D conversion time (t_{conv}) includes t_{p} and the input sampling time (t_{spL}) . The length of t_p varies depending on the timing of the write access to ADCR. The total conversion time therefore varies within the ranges indicated in table 13.3.

In scan mode, the values given in table 13.3 apply to the first conversion time. The values given in table 13.4 apply to the second and subsequent conversions.

Figure 13.2 A/D Conversion Timing

Table 13.3 A/D Conversion Time (Single Mode)

RENESAS

Note: All values represent the number of states for Pφ.

CKS ₁	CKS0	Conversion Time (State)
0		1024 (Fixed)
		512 (Fixed)
		256 (Fixed)
		128 (Fixed)

Table 13.4 A/D Conversion Time (Scan Mode)

13.4.5 A/D Converter Activation by MTU or MMT

The A/D converter can be independently activated by an A/D conversion request from the interval timer of the MTU or MMT.

To activate the A/D converter by the MTU or MMT, set the A/D trigger select register (ADTSR). After this register setting has been made, the ADST bit in ADCR is automatically set to 1 when an A/D conversion request from the interval timer of the MTU or MMT occurs. The timing from setting of the ADST bit until the start of A/D conversion is the same as when 1 is written to the ADST bit by software.

13.4.6 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS0 and TRGS1 bits are set to 00 or 01 in ADTSR, external trigger input is enabled at the ADTRG pin. A falling edge of the ADTRG pin sets the ADST bit to 1 in ADCR, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the ADST bit has been set to 1 by software. Figure 13.3 shows the timing.

Figure 13.3 External Trigger Input Timing
13.5 Interrupt Sources and DTC Transfer Requests

The A/D converter generates an A/D conversion end interrupt (ADI) upon the completion of A/D conversion. ADI interrupt requests are enabled when the ADIE bit is set to 1 while the ADF bit in ADCSR is set to 1 after A/D conversion is completed. The data transfer controller (DTC) can be activated by an ADI interrupt. Having the converted data read by the DTC in response to an ADI interrupt enables continuous conversion to be achieved without imposing a load on software.

The A/D converter can generate an A/D conversion end interrupt request. The ADI interrupt can be enabled by setting the ADIE bit in the A/D control/status register (ADCSR) to 1, or disabled by clearing the ADIE bit to 0. The DTC can be activated by an ADI interrupt. In this case an interrupt request is not sent to the CPU.

When the DTC is activated by an ADI interrupt, the ADF bit in ADCSR is automatically cleared when data is transferred by the DTC.

Table 13.5 A/D Converter Interrupt Source

13.6 Definitions of A/D Conversion Accuracy

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 13.4).

• Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'000) to B'0000000001 (H'001) (see figure 13.5).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'1111111110 (H'3FE) to B'1111111111 (H'3FF) (see figure 13.5).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between zero voltage and fullscale voltage. Does not include offset error, full-scale error, or quantization error (see figure 13.5).

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error.

Figure 13.4 Definitions of A/D Conversion Accuracy

Figure 13.5 Definitions of A/D Conversion Accuracy

RENESAS

Rev. 2.00, 09/04, page 393 of 720

13.7 Usage Notes

13.7.1 Module Standby Mode Setting

Operation of the A/D converter can be disabled or enabled using the module standby control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes.

13.7.2 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 1 kΩ or less (20 MHz to 25 MHz) or 3 kΩ or less (20MHz or less). This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 1 kΩ or 3 kΩ, charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, for A/D conversion in single mode with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 kΩ, and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ us or greater) (see figure 13.6). When converting a high-speed analog signal or converting in scan mode, a low-impedance buffer should be inserted.

13.7.3 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not interfere in the accuracy by the digital signals on the printed circuit board (i.e, acting as antennas).

Figure 13.6 Example of Analog Input Circuit

13.7.4 Range of Analog Power Supply and Other Pin Settings

If the conditions below are not met, the reliability of the device may be adversely affected.

• Analog input voltage range

The voltage applied to analog input pin ANn during A/D conversion should be in the range $AVss < VAN < AVcc$

• Relationship between AVcc, AVss and Vcc, Vss Set AVss = Vss for the relationship between AVcc, AVss and Vcc, Vss. If the A/D converter is not used, the AVcc and AVss pins must not be left open.

13.7.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values. Also, digital circuitry must be isolated from the analog input signals (AN0 to AN15), and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable ground (Vss) on the board.

13.7.6 Notes on Noise Countermeasures

A protection circuit should be connected in order to prevent damage due to abnormal voltage, such as an excessive surge at the analog input pins (AN0 to AN15), between AVcc and AVss, as shown in figure 13.7. Also, the bypass capacitors connected to AVcc and the filter capacitor connected to AN0 to AN15 must be connected to AVss.

If a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN15) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_n) , an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding circuit constants.

RENESAS

Rev. 2.00, 09/04, page 395 of 720

Table 13.6 Analog Pin Specifications

Figure 13.8 Analog Input Pin Equivalent Circuit

Section 14 Compare Match Timer (CMT)

This LSI has an on-chip compare match timer (CMT) comprising two 16-bit timer channels. The CMT has 16-bit counters and can generate interrupts at set intervals.

14.1 Features

The CMT has the following features:

- Four types of counter input clock can be selected
	- One of four internal clocks ($P\phi/8$, $P\phi/32$, $P\phi/128$, $P\phi/512$) can be selected independently for each channel.
- Interrupt sources
	- A compare match interrupt can be requested independently for each channel.
- Module standby mode can be set

Figure 14.1 shows a block diagram of the CMT.

Figure 14.1 CMT Block Diagram

14.2 Register Descriptions

The CMT has the following registers for each channel. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Compare Match Timer Start Register (CMSTR)
- Compare Match Timer Control/Status Register 0 (CMCSR 0)
- Compare Match Timer Counter_0 (CMCNT_0)
- Compare Match Timer Constant Register_0 (CMCOR_0)
- Compare Match Timer Control/Status Register_1 (CMCSR_1)
- Compare Match Timer Counter 1 (CMCNT 1)
- Compare Match Timer Constant Register_1 (CMCOR_1)

14.2.1 Compare Match Timer Start Register (CMSTR)

The compare match timer start register (CMSTR) is a 16-bit register that selects whether to operate or halt the channel 0 and channel 1 counters (CMCNT).

The compare match timer control/status register (CMCSR) is a 16-bit register that indicates the occurrence of compare matches, sets the enable/disable status of interrupts, and establishes the clock used for incrementation.

Note: * Only 0 can be written, for flag clearing.

14.2.3 Compare Match Timer Counter_0 and 1 (CMCNT_0, CMCNT_1)

The compare match timer counter (CMCNT) is a 16-bit register used as an up-counter for generating interrupt requests. The initial value is H'0000.

14.2.4 Compare Match Timer Constant Register_0 and 1 (CMCOR_0, CMCOR_1)

The compare match timer constant register (CMCOR) is a 16-bit register that sets the period for compare match with CMCNT. The initial value is H'FFFF.

14.3 Operation

14.3.1 Cyclic Count Operation

When an internal clock is selected with the CKS1, CKS0 bits of the CMCSR register and the STR bit of CMSTR is set to 1, CMCNT begins incrementing with the selected clock. When the CMCNT counter value matches that of the compare match constant register (CMCOR), the CMCNT counter is cleared to H'0000 and the CMF flag of the CMCSR register is set to 1. If the CMIE bit of the CMCSR register is set to 1 at this time, a compare match interrupt (CMI) is requested. The CMCNT counter begins counting up again from H'0000.

Figure 14.2 shows the compare match counter operation.

Figure 14.2 Counter Operation

14.3.2 CMCNT Count Timing

One of four internal clocks ($P\phi/8$, $P\phi/32$, $P\phi/128$, $P\phi/512$) obtained by dividing the peripheral clock (Pφ) can be selected by the CKS1 and CKS0 bits of CMCSR. Figure 14.3 shows the timing.

Figure 14.3 Count Timing

14.4 Interrupts

14.4.1 Interrupt Sources

The CMT has a compare match interrupt for each channel, with independent vector addresses allocated to each of them. The corresponding interrupt request is output when interrupt request flag CMF is set to 1 and interrupt enable bit CMIE has also been set to 1.

When activating CPU interrupts by interrupt request, the priority between the channels can be changed by means of interrupt controller settings. See section 6, Interrupt Controller (INTC), for details.

The data transfer controller (DTC) can be activated by an interrupt request. In this case, the priority between channels is fixed. See section 8, Data Transfer Controller (DTC), for details.

14.4.2 Compare Match Flag Set Timing

The CMF bit of the CMCSR register is set to 1 by the compare match signal generated when the CMCOR register and the CMCNT counter match. The compare match signal is generated upon the final state of the match (timing at which the CMCNT counter matching count value is updated). Consequently, after the CMCOR register and the CMCNT counter match, a compare match signal will not be generated until a CMCNT counter input clock occurs. Figure 14.4 shows the CMF bit set timing.

Figure 14.4 CMF Set Timing

14.4.3 Compare Match Flag Clear Timing

The CMF bit of the CMCSR register is cleared by writing 0 to it after reading 1 or the clearing signal after the DTC transfer. Figure 14.5 shows the timing when the CMF bit is cleared by the CPU.

Figure 14.5 Timing of CMF Clear by the CPU

14.5 Usage Notes

14.5.1 Contention between CMCNT Write and Compare Match

If a compare match signal is generated during the T2 state of the CMCNT counter write cycle, the CMCNT counter clear has priority, so the write to the CMCNT counter is not performed. Figure 14.6 shows the timing.

Figure 14.6 CMCNT Write and Compare Match Contention

14.5.2 Contention between CMCNT Word Write and Incrementation

If an increment occurs during the T2 state of the CMCNT counter word write cycle, the counter write has priority, so no increment occurs. Figure 14.7 shows the timing.

Figure 14.7 CMCNT Word Write and Increment Contention

14.5.3 Contention between CMCNT Byte Write and Incrementation

If an increment occurs during the T2 state of the CMCNT byte write cycle, the counter write has priority, so no increment of the write data results on the side on which the write was performed. The byte data on the side on which writing was not performed is also not incremented, so the contents are those before the write.

Figure 14.8 shows the timing when an increment occurs during the T2 state of the CMCNTH write cycle.

Figure 14.8 CMCNT Byte Write and Increment Contention

Rev. 2.00, 09/04, page 405 of 720

Rev. 2.00, 09/04, page 406 of 720

Section 15 Controller Area Network 2 (HCAN2)

The Controller Area Network 2 (HCAN2) is a module for controlling a controller area network (CAN) for realtime communication in vehicular and industrial equipment systems, etc. For details on CAN specification, refer to Bosch CAN Specification Version 2.0 1991, Robert Bosch GmbH.

The block diagram of the HCAN2 is shown in figure 15.1.

15.1 Features

- CAN version: Bosch 2.0B active compatible (conform to ISO-11898 specification) Communication systems: NRZ (Non-Return to Zero) system (with bit-stuffing function) Broadcast communication system Transmission path: Bidirectional 2-wire serial communication Communication speed: Max. 1 Mbps Data length: 0 to 8 bytes
- Number of channels: 1 channel
- Data buffers: 32 buffers (two receive-only buffer and 30 buffers settable for transmission/reception)
- Data transmission: Can select from two methods Mailbox (buffer) number order (high-to-low) Message priority (identifier) reverse-order (high-to-low)
- Data reception: Two methods Message identifier match (transmit/receive-setting buffers) Reception with message identifier masked (receive-only)
- Interrupt sources: 14 (allocate to four independent interrupt vectors) Error interrupt
	- Reset processing interrupt
	- Message reception interrupt
	- Message transmission interrupt
- HCAN2 operating modes
	- Hardware reset Software reset
	- Normal status (error-active, error-passive)
	- Bus off status
	- HCAN2 configuration mode
	- HCAN2 sleep mode
	- HCAN2 halt mode

• Other feature

The DTC can be activated by message receive mailbox (HCAN2 mailbox 0 only)

- Module standby mode can be set
- Read section 15.8, Usage Notes.

Figure 15.1 HCAN2 Block Diagram

Microprocessor Interface (MPI): The MPI allows communication between the CPU and HCAN2's registers/mailboxes to control the timer unit and memory interface. It also contains the wakeup control logic that detects the CAN bus activities and notifies to the MPI and other parts of the HCAN2 so that the HCAN2 can automatically exit HCAN2 sleep mode.

Mailbox (MB): The mailbox is essentially arrayed on the RAM as message buffers. There are 32 mailboxes, and each mailbox has the following information.

Rev. 2.00, 09/04, page 408 of 720 CAN message control

- CAN message data (for CAN data frames)
- Timestamp for receiving/transmitting messages
- Sets the local acceptance filter mask (LAFM) for reception or the trigger time for transmission.
- Configures a 3 bit-wide mailbox, disables the automatic retransmission bit, and transmits the remote request bit, new message control bit, time trigger enable bit, and timer count values, etc.

Mailbox Control: The mailbox control handles the following functions.

For received messages, compares the IDs, generates appropriate RAM addresses/data to store messages from the mailbox in the CAN interface, and sets or clears the corresponding registers.

To transmit messages, executes the internal arbitration, regardless of whether an event trigger or a time trigger, to select the correct priority message, loads the message from the mailbox into the CAN interface transmit buffer, and sets or clears the corresponding registers each time.

Arbitrates accesses between the host CPU and mailbox.

Includes registers such as TXPR, TXCR, TXACK, ABACK, RXPR, RFPR, MBIMR, and UMSR.

Timer: The timer is used as a supporting function for transmitting and receiving the messages that record HCAN2-specific time frames and results. The timer is a 16-bit free-running up counter controllable by the host CPU. Two compare match registers generate the interrupt signal to clear the counter values and set the local offset registers. They also cancel the transmit wait messages. Two input capture registers record the timestamps on the CAN message and globally synchronize the timer values in the CAN system. A comparison match function of CAN-ID on each mailbox allows transmission to be cancelled. The timer clock cycle permits a wide range of selection with the source clocks divided.

The timer is comprised of registers such as TCNTR, TCR, TSR, LOSR, ICR0, ICR1, TCMR0, and TCMR1.

CAN Interface: The CAN interface is a block that complies with the requirements for the CAN bus data link controller. It meets all the DLC standards functions classified into an OSI7 layerreferenced model.

In order to comply with the standards given in the CAN bus, these functions are composed of the bit configuration register (BCR) including REC and TEC and of registers and logics in various control modes. As a CAN data link controller, this block controls the functional classification of data reception and transmission.

15.2 Input/Output Pins

Table 15.1 shows the HCAN2's pins. When using the functions of these external pins, the pin function controller (PFC) must also be set in line with the HCAN2 settings.

When using HCAN2 pins, settings must be made in HCAN2 configuration mode.

Table 15.1 HCAN2 Pins

A bus driver is necessary for the interface between the pins and the CAN bus. A Renesas HA13721 compatible model is recommended.

15.3 Register Descriptions

The HCAN2 has the following registers. For details on register addresses and register states during each process, refer to appendix A, Internal I/O Register.

- Master control register (MCR)
- General status register (GSR)
- Bit timing configuration register 1 (HCAN2_BCR1*)
- Bit timing configuration register 0 (HCAN2_BCR0*)
- Interrupt request register (IRR)
- Interrupt mask register (IMR)
- Error counter register (TEC/REC)
- Transmit wait registers (TXPR1, TXPR0)
- Transmit wait cancel registers (TXCR1, TXCR0)
- Transmit acknowledge registers (TXACK1, TXACK0)
- Abort acknowledge registers (ABACK1, ABACK0)
- Receive complete registers (RXPR1, RXPR0)
- Remote request registers (RFPR1, RFPR0)
- Mailbox interrupt mask registers (MBIMR1, MBIMR0)
- Unread message status registers (UMSR1, UMSR0)
- Mailboxes (16-bit \times 10 registers \times 32 sets) (MB0 to MB31)
- Timer counter register (TCNTR)
- Timer control register (TCR)
- Timer status register (TSR)

Rev. 2.00, 09/04, page 410 of 720

- Local offset register (LOSR)
- Input capture register 0 (ICR0)
- Input capture register 1 (HCAN2_ICR1*)
- Timer compare match register 0 (TCMR0)
- Timer compare match register 1 (TCMR1)
- Note: * The module name HCAN2 is omitted and they are abbreviated to BCR1, BCR0, and ICR1 hereafter.

Figure 15.2 Register Configuration

15.3.1 Master Control Register (MCR)

Bit Bit Name Initial Value R/W Description 15 TST7 0 R/W Test Mode Enables/disables the test modes settable by TST[6:0]. When this bit is set, the following TST[6:0] become effective. 0: HCAN2 is in normal mode 1: HCAN2 is in test mode 14 TST6 0 R/W Write CAN Error Counters Enables the TEC (Transmit Error Counter) and REC (Receive Error Counter) to be writable. The same value can only be written into the TEC/REC at the same time. The maximum value that can be written into the TEC/REC is D'255 (H'FF). This means that the HCAN2 cannot be forced into the bus off state. Before writing into the TEC/REC, HCAN2 needs to be put into Halt Mode, and when writing into the TEC/REC, the TST7 (MCR15) needs to be '1'. Only the same value can be set between TEC/REC, and the value written into TEC is used to write REC. 0: TEC/REC is not writable but read-only 1: TEC/REC is writable with the same value at the same time 13 TST5 0 R/W Force to Error Passive Forces HCAN2 to become error passive. When this bit is set, HCAN2 behaves as an error passive node, regardless of the error counters. 0: State of HCAN2 depends on the error counters 1: HCAN2 behaves as an error passive node regardless of the error counters

MCR is a 16-bit register that controls the HCAN2 operation.

15.3.2 General Status Register (GSR)

GSR is a 16-bit register that indicates the HCAN2 status.

15.3.3 Bit Timing Configuration Register 1 (HCAN2_BCR1)

BCR is a 32-bit register that is used to set the HCAN2 bit timing and baud rate prescaler. It is composed of two 16-bit registers, HCAN2_BCR1 and HCAN2_BCR0. (HCAN2_BCR1 is abbreviated to BCR1 in this section.)

15.3.4 Bit Timing Configuration Register 0 (HCAN2_BCR0)

BCR is a 32-bit register that is used to set the HCAN2 bit timing and baud rate prescaler. It is composed of two 16-bit registers, HCAN2_BCR1 and HCAN2_BCR0. (HCAN2_BCR0 is abbreviated to BCR0 in this section.)

15.3.5 Interrupt Request Register (IRR)

IRR is a 16-bit interrupt status flag register.

Rev. 2.00, 09/04, page 424 of 720

Rev. 2.00, 09/04, page 425 of 720

15.3.6 Interrupt Mask Register (IMR)

IMR is a 16-bit register that enables interrupt requests caused by IRR interrupt flags.

15.3.7 Error Counter Register (TEC/REC)

The error counter register is a 16-bit read-only register composed of the transmit error counter (TEC) and receive error counter (REC).

TEC is an 8-bit register that functions as a counter indicating the number of transmit message errors on the CAN bus. The count value is stipulated in the CAN protocol.

REC is an 8-bit register that functions as a counter indicating the number of receive message errors on the CAN bus. The count value is stipulated in the CAN protocol.

15.3.8 Transmit Wait Registers (TXPR1, TXPR0)

TXPR1 and TXPR0 are 16-bit registers that are used to set a transmit wait (CAN bus arbitration wait) for transmit messages stored in mailboxes.

• TXPR1

• TXPR0

15.3.9 Transmit Wait Cancel Registers (TXCR1, TXCR0)

TXCR1 and TXCR0 are 16-bit registers that control cancellation of transmit wait messages in mailboxes.

• TXCR1

• TXCR0

15.3.10 Transmit Acknowledge Registers (TXACK1, TXACK0)

TXACK1 and TXACK0 are 16-bit registers containing status flags that indicate normal transmission of mailbox transmit messages.

• TXACK0

15.3.11 Abort Acknowledge Registers (ABACK1, ABACK0)

ABACK1 and ABACK0 are 16-bit registers containing status flags that indicate normal cancellation (abort) of mailbox transmit messages.

• ABACK0

15.3.12 Receive Complete Registers (RXPR1, RXPR0)

RXPR1 and RXPR0 are 16-bit registers containing status flags that indicate normal reception of data frames in mailboxes.

• RXPR1

• RXPR₀

15.3.13 Remote Request Registers (RFPR1, RFPR0)

RFPR1 and RFPR0 are 16-bit registers containing status flags that indicate normal reception of remote frames in mailboxes.

• RFPR0

15.3.14 Mailbox Interrupt Mask Registers (MBIMR1, MBIMR0)

MBIMR1 and MBIMR0 are 16-bit registers that enable individual mailbox interrupt requests.

• MBIMR1

• MBIMR0

15.3.15 Unread Message Status Registers (UMSR1, UMSR0)

UMSR1 and UMSR0 are 16-bit status registers that indicate an unread receive message in a mailbox is overwritten by a new message. When overwritten by a new message, data in the unread receive message is lost.

• UMSR0

15.3.16 Mailboxes (MB0 to MB31)

Mailboxes play a role as message buffers to transmit/receive CAN frames. Each mailbox is comprised of four identical storage fields (message control, message data, timestamp, and local acceptance filter mask (LAFM)). The 32 mailboxes are available for the HCAN2.

The following table shows the address map for the control, data, timestamp, and LAFM/TTT addresses for each mailbox.

- Notes: 1. Since mailboxes are in RAM, their initial values after a power-on are undefined. Be sure to initialize them by writing 0 or 1.
	- 2. Set the mailbox configuration (MBC) bits of unused mailboxes to B'111, and no access is recommended.
	- 3. Only word access can be used in message control, timestamp, LAFM field. Word/bytes access can be used in message data area.
	- 4. When a message is received in the mailbox where the LAFM is enabled, set ID (including EXT-ID when it is enabled) will be overwritten to the ID (EXT-ID) values of received messages.

Mailbox 31 and 0 is a receive-only box, and all the rest of mailboxes (1 to 30) can operate as both receive and transmit mailboxes depending on the MBC bits.

The following table lists the address map of mailboxes and bit assignment.

Note: Shaded bits are reserved. The write value should always be 0. The read value is not guaranteed.

Figures 15.3 (standard format) and 15.4 (extended format) show the correspondence between the identifiers (ID) and register bit names.

Figure 15.3 Standard Format

Figure 15.4 Extended Format

RENESAS

The following table lists mailbox settings.

An x for register name MBx indicates mailbox number.

Note: * When MBC = B'001, B'010, B'100, and B'101, these registers become a local acceptance filter mask (LAFM) field.

Table 15.2 Mailbox Configuration Bit Setting

15.3.17 Timer Counter Register (TCNTR)

TCNTR is a 16-bit readable/writable register. This allows the CPU to monitor the timer counter value and set the free-running timer counter value. Setting the TCR11 bit to 1 allows TCMR0 to clear the timer when a timer value and TCMR0 (timer compare match 0) matched and the value is set to LOSR (local offset register). Then counting starts.

15.3.18 Timer Control Register (TCR)

TCR is a 16-bit readable/writable register that controls the timer operation. This register performs all the settings of periodic transmit condition and restriction. This register should be set before starting timer operation.

15.3.19 Timer Status Register (TSR)

TSR is a 16-bit read-only register that indicates generation of the timer compare match and timer overflow.

15.3.20 Local Offset Register (LOSR)

LOSR is a 16-bit readable/writable register. The purpose of this register is to set a local offset to the timer counter (TCNTR). Whenever TCNTR is cleared by overflow, timer compare match, or CAN-ID compare match, TCNTR starts counting from the value set in this register.

15.3.21 Input Capture Registers 0 and 1 (ICR0, ICR1)

ICR0 and ICR1 are 16-bit readable/writable (word-access only) registers. The initial values are H'0000. (These registers are abbreviated to ICR0 and ICR1 in this section.)

ICR0: ICR0 can be used for a global synchronization purpose. The timer value is captured at the point specified by bit 13 in the timer control register (TCR) as long as it is enabled by bit 14 in TCR, regardless of whether or not the received message matches the identifiers set in the receive mailboxes. If it is disabled by bit 14 in TCR, ICR0 holds the current value.

ICR1: ICR1 is used to record the timestamp for messages to be transmitted and received. Bit 13 in TCR controls at which point the timestamp should be recorded. The difference between ICR1 and ICR0 is that ICR1 cannot be disabled so the timestamps recorded on messages are always accurate.

15.3.22 Timer Compare Match Registers 0 and 1 (TCMR0 and TCMR1)

TCMR0 and TCMR1 are 16-bit readable/writable registers. It allows generation of the interrupt signal and clearing of the timer values (TCMR0 only). TCMR0 and TCMR1 have entirely the same function (except timer clearing).

Interrupt: The interrupt from each of TCMR1 and TCMR0 is flagged in bits 15 and 14 in IRR just in such order. These flags cannot be masked (on generation of a compare match) but generation of the interrupt signal can be masked by setting the IMR15 and IMR14 bits. If TCMR is set to H′0000, no compare match will be generated. If a compare match is generated, bit 2 (or bit 1) in TSR (timer status register) will also be set. If the IRR15 bit (or IRR14 bit) is set and the IRR bit is cleared, the corresponding TSR bit will also be cleared.

Timer Clearing and Setting: The timer value can only be cleared by TCMR0 and set by LOSR. If a compare match is generated when bit 11 in TCR is set, the timer value will be cleared. TCMR1 have no such function.

15.4 Operation

15.4.1 Hardware and Software Resets

The HCAN2 can be reset by hardware or software.

• Hardware Reset

At power-on reset, manual reset, or in hardware or software standby mode, the HCAN2 is initialized by automatically setting the reset request bit (MCR0) in MCR and the reset status bit (GSR3) in GSR. At the same time, all internal registers, except for mailboxes (MB0 to MB31), are initialized by a hardware reset. Figure 15.5 shows a flowchart in a hardware reset.

• Software Reset

In the normal operating state, the HCAN2 can be reset by setting the reset request bit (MCR0) in MCR (software reset). In a software reset, if the CAN controller is performing a communication operation (transmission or reception), the HCAN2 enters the initialization state after message transmission or reception has completed. A software reset is enabled after the HCAN2 has entered from the bus off state to the error active state. The reset status bit (GSR3) in GSR is set during initialization. In this initialization, error counters (TEC and REC) are initialized, but other registers and RAM are not initialized.

Figure 15.6 shows a flowchart in a software reset.

15.4.2 Initialization after Hardware Reset

After a hardware reset, the following initialization processing should be carried out:

- 1. Clearing of IRR0 bit in the interrupt request register (IRR)
- 2. Port settings of HCAN2 pins
- 3. Bit rate setting
- 4. Mailbox (RAM) initialization
- 5. Mailbox transmit/receive settings
- 6. Message transmission method setting

These initial settings must be made while the HCAN2 is in configuration mode. Configuration mode is a state in which the GSR3 bit in GSR is set by a reset. If the MCR0 bit in MCR is cleared to 0, for a while, configuration mode is aborted shortly after the HCAN2 automatically clears the GSR3 bit in GSR. There is a delay between clearing the MCR0 bit and clearing the GSR3 bit because the HCAN2 needs time to be internally reset. After the HCAN2 exits configuration mode, the power-up sequence begins, and communication with the CAN bus is possible as soon as 11 consecutive recessive bits have been detected.

IRR0 Clearing: The reset interrupt flag (IRR0) is always set after a power-on reset or recovery from software standby mode. As an HCAN2 interrupt is initiated immediately when interrupts are enabled (in the state in which the interrupt mask register (IMR0) is cleared), IRR0 should be cleared.

Figure 15.5 Hardware Reset Flowchart

Figure 15.6 Software Reset Flowchart

HCAN2 Pin Port Settings: HCAN2 pin port settings must be made during or before entering configuration mode. Refer to section 17, Pin Function Controller (PFC), for details of the setting method.
Bit Rate and Bit Timing Settings: The bit rate and bit timing settings are made in the bit configuration register (BCR). Settings should be made such that all CAN controllers connected to the CAN bus have the same baud rate and bit width. The 1-bit time consists of the total of the settable time quanta (TO). Figure 15.7 shows details of the 1-bit time.

Figure 15.7 Detailed Description of 1-Bit Time

SYNC SEG is a segment for establishing the synchronization of nodes on the CAN bus. Normal bit edge transitions occur in this segment. PRSEG is a segment for compensating for the physical delay between networks. PHSEG1 is a buffer segment for correcting phase drift (positive). This segment is extended when synchronization (resynchronization) is performed. PHSEG2 is a buffer segment for correcting phase drift (negative). This segment is shortened when synchronization (resynchronization) is performed. Limits on the BCR settable values (TSEG1, TSEG2, BRP, sample point, and SJW) are shown in table 15.4.

Table 15.4 Limits on BCR Settable Values

Notes: 1. SJW is stipulated in the CAN specifications: $4 \geq$ SJW \geq 1

> 2. The minimum value of TSEG2 is stipulated in the CAN specifications: TSEG2 ≥ SJW

> 3. The minimum value of TSEG1 is stipulated in the CAN specifications: TSEG1 > TSEG2

Stipulated as: $TSEG1 + TSEG2 + 1 = 8$ to 25 TQ (Time Quanta)

Time Quanta (TQ) is an integer multiple of the number of system clocks, and is determined by the baud rate prescaler (BRP) as follows. f_{CK} means the HCAN2 clock (ϕ /2).

 $TO = (BRP setting + 1)/f_{CUV}$

The following formula is used to calculate the 1-bit time and bit rate.

1-bit time = $TQ \times (1 + TSEG1 + TSEG2)$

Bit rate $= 1/B$ it time $=f_{C_K}/({\text{TQ number set by BRP}}) \times (1 + {\text{TQ number set by TSEG1}} + {\text{TQ number}})$ set by TSEG2)}

- Note: $f_{C1K} = \phi/2$ (system clock is divided by 2) The TQ value of BCR is used for BRP, TSEG1, and TSEG2.
- Example: With $\phi = 40$ MHz, BRP = B'000001 (2TQ), TSEG1 = B'0100 (5TQ), and TSEG2 = B'011 (4TQ):

Bit rate = $20/{(2) \times (1 + 5 + 4)} = 1$ Mbps

Table 15.5 Setting Range for TSEG1 and TSEG2 in BCR

			TSEG2 (BCR[10:8])						
			$001*$	010	011	100	101	110	111
		TQ Value	$\overline{2}$	3	4	5	6	7	8
TSEG1	0011	4	No	Yes	No	No	No	No	No
(BCR[15:12])	0100	5	Yes	Yes	Yes	No	No	No	No
	0101	6	Yes	Yes	Yes	Yes	No	No	No
	0110	$\overline{7}$	Yes	Yes	Yes	Yes	Yes	No	No
	0111	8	Yes	Yes	Yes	Yes	Yes	Yes	No
	1000	9	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	1001	10	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	1010	11	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	1011	12	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	1100	13	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	1101	14	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	1110	15	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	1111	16	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note: * When BRP[7:0] are B'00000000, TSEG[2:0] should not be set to B'001.

Mailbox Initial Settings: Mailboxes are held in RAM, and so their initial values are undefined after power is supplied. Initial values must therefore be set in all the mailboxes (by writing 0s or 1s).

Mailbox Transmit/Receive Settings: The HCAN2 has 32 mailboxes. Mailbox 31 and 0 are receive-only, while mailboxes 1 to 30 can be set for transmission or reception.

Use MBC[2:0] bits in the mailbox to set the corresponding mailbox for transmission or reception use. When setting mailboxes for reception, in order to improve message reception efficiency, high-priority messages should be set in mailboxes with high mailbox number.

Set MBC[2:0] bits of unused mailboxes to B'111 and do not access them.

Note: Restrictions apply to the use of the mailbox 31 for transmission. Carefully read section 15.8, Usage Notes.

Message Transmission Method Setting : The following two kinds of message transmission methods are available.

- Transmission order determined by message identifier priority
- Transmission order determined by mailbox number priority

Either of the message transmission methods can be selected with the message transmission method bit (MCR2) in the master control register (MCR): When messages are set to be transmitted according to the message identifier priority, if several messages are designated as waiting for transmission (TXPR $= 1$), depending on the settings of the message identifier, IDE, EXT-ID, and RTR bit, the message with the highest priority (set values of the identifier, IDE, EXT-ID, and RTR bit are low) is stored in the transmit buffer. CAN bus arbitration is then carried out for the message stored in the transmit buffer, and the message is transmitted when the transmission right is acquired. When the TXPR bit is set, the highest-priority message is found and stored in the transmit buffer.

When messages are set to be transmitted according to the mailbox number proiority, if several messages are designated as waiting for transmission (TXPR $= 1$), the message with the highest mailbox number is stored in the transmit buffer. CAN bus arbitration is then carried out for the message stored in the transmit buffer, and the message is transmitted when the transmission right is acquired.

Rev. 2.00, 09/04, page 465 of 720

15.4.3 Message Transmission by Event Trigger

Messages are transmitted using mailboxes 1 to 31. The transmission procedure after initial settings is described below, and a transmission flowchart is shown in figure 15.8.

Figure 15.8 Transmission Flowchart by Event Trigger

CPU Interrupt Source Settings: The CPU interrupt source is set by the interrupt mask register (IMR) and mailbox interrupt mask register (MBIMR). Transmission acknowledge and transmission abort acknowledge interrupts can be generated for individual mailboxes in the mailbox interrupt mask register (MBIMR).

Arbitration Field Setting: The arbitration field is set by message control MBx[0] to MBx[3] in a transmit mailbox. For a standard format, an 11-bit identifier (STDID[28] to STDID[18]) and the RTR bit are set, and the IDE bit is cleared to 0. For an extended format, a 29-bit identifier (STDID[28] to STDID[0], EXTID[17] to EXTID[0]) and the RTR bit are set, and the IDE bit is set to 1.

Control Field Setting: In the control field, the byte length of the data to be transmitted is set within the range of zero to eight bytes. The register to be set is the DLC3 to DLC0 bits in the message control MBx[4] to MBx[5] in a transmit mailbox.

Data Field Setting: In the data field, the data to be transmitted is set within the range zero to eight bytes. The registers to be set are the message data MSG_DATA_0 to MSG_DATA_7. The byte length of the data to be transmitted is determined by the data length code (DLC[3:0]) in the control field. Even if data exceeding the value set in the control field is set in the data field, up to the byte length set in the control field will actually be transmitted.

Message Transmission: If the corresponding mailbox transmit wait bit in the transmit wait register (TXPR) is set to 1 after message control and message data have been set, the message enters the transmit wait state. If the message is transmitted error-free, the corresponding acknowledge bit in the transmit acknowledge register (TXACK) is set to 1, and the corresponding transmit wait bit in the transmit wait register (TXPR) is automatically cleared to 0. Also, if the corresponding bit in the mailbox interrupt mask register (MBIMR) and the mailbox empty interrupt bit (IMR8) in the interrupt mask register (IMR) are both simultaneously set to enable interrupts, interrupts (SLE1) may be sent to the CPU.

If transmission of a transmit message is aborted in the following cases, the message is retransmitted automatically:

- CAN bus arbitration failure (failure to acquire the bus)
- Error during transmission (bit error, stuff error, CRC error, frame error, or ACK error)

Message Transmission Cancellation: Transmission cancellation can be specified for a message stored in a mailbox as a transmit wait message. A transmit wait message is canceled by setting the corresponding mailbox bit to 1 in the transmit wait cancel register (TXCR). Clearing the transmit wait register (TXPR) does not cancel transmission. When cancellation is executed, the transmit wait register (TXPR) is automatically reset, and the corresponding bit is set to 1 in the abort acknowledge register (ABACK). An interrupt to the CPU can be requested. Also, if the corresponding bit (MBIMR1 to MBIMR31) in the mailbox interrupt mask register (MBIMR) and

Rev. 2.00, 09/04, page 467 of 720

the mailbox empty interrupt bit (IMR8) in the interrupt mask register (IMR) are both simultaneously set to enable interrupts, interrupts may be sent to the CPU.

However, a transmit wait message cannot be canceled at the following times:

- During internal arbitration or CAN bus arbitration
- During data frame or remote frame transmission

Figure 15.9 shows a flowchart for transmit message cancellation.

Figure 15.9 Transmit Message Cancellation Flowchart

RENESAS

Rev. 2.00, 09/04, page 468 of 720

15.4.4 Message Reception

Follow the procedure below to perform message reception after initial setting. Figure 15.10 shows a flowchart in reception.

Figure 15.10 Flowchart in Reception

CPU Interrupt Source Settings: CPU interrupt source settings are made in the interrupt mask register (IMR) and mailbox interrupt register (MBIMR). The message to be received is also specified. Data frame and remote frame receive wait interrupt requests can be generated for individual mailboxes in the MBIMR.

Arbitration Field Setting: To receive a message, the message identifier must be set in advance in the message control (MBx[0] to MBx[5]) for the receiving mailbox. When a message is received, all the bits in the receive message identifier are compared with those in each message control register identifier, and if a complete match is found, the message is stored in the matching mailbox. Mailboxes have a local acceptance filter mask (LAFM) that allows Don't Care settings to be made. By making the Don't Care setting for all the bits in the receive message identifier, messages of multiple identifiers can be received.

Examples:

• When the identifier of mailbox 1 is 010 1010 1010 (standard format) and the LAFM setting is 000 0000 0000 (0: Care, 1: Don't care), only one kind of message identifier can be received by mailbox 1:

Identifier 1: 010_1010_1010

- When the identifier of mailbox 0 is 010 1010 1010 (standard format) and the LAFM setting is 000 0000 0011 (0: Care, 1: Don't care), a total of four kinds of message identifiers can be received by mailbox 0:
	- Identifier 1: 010_1010_1000 Identifier 2: 010_1010_1001 Identifier 3: 010_1010_1010

Identifier 4: 010_1010_1011

Message Reception: When a message is received, a CRC check is performed automatically. If the result of the CRC check is normal, ACK is transmitted in the ACK field irrespective of whether the message can be received or not.

• Data frame reception

If the received message is confirmed to be error-free by the CRC check, the identifier of the receive message and the identifier in the mailbox (including LAFM), are compared. If a complete match is found, the message is stored in the mailbox. The message identifier comparison is carried out on each mailbox in turn, starting with mailbox 31 and ending with mailbox 0. If a complete match is found, the comparison ends at that point, the message is stored in the matching mailbox, and the corresponding receive complete bit (RXPR0 to RXPR31) is set in the receive complete register (RXPR). When a message is received, if ID comparison is carried out and identifiers match in multiple mailboxes (including LAFM), only the mailbox with the highest mailbox number can receive the message. On receiving a message, a CPU interrupt request (RM1) may be generated depending on the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR) settings.

Rev. 2.00, 09/04, page 470 of 720

Remote frame reception

Two kinds of messages—data frames and remote frames—can be stored in mailboxes. A remote frame differs from a data frame in that the value of the remote transmission request bit (RTR) in the message control and the data field are 0 bytes long. The data length to be returned in a data frame must be stored in the data length code (DLC) in the control field. When a remote frame (RTR = recessive) is received, the corresponding bit is set in the remote request wait register (RFPR). If the corresponding bit (MBIMR0 to MBIMR31) in the mailbox interrupt mask register (MBIMR) and the remote frame request interrupt mask (IRR2) in the interrupt mask register (IMR) are set to the interrupt enable value at this time, an interrupt request (RM1) can be sent to the CPU.

Unread Message Overwrite: If the receive message identifier matches the mailbox identifier, the receive message is stored in the mailbox regardless of whether the mailbox contains an unread message or not. If a message overwrite occurs, the corresponding bit (UMSR0 to UMSR31) is set in the unread message register (UMSR). In overwriting an unread message, when a new message is received before the corresponding bit in the receive complete register (RXPR) has been cleared, the unread message register (UMSR) is set. If the unread interrupt flag (IRR9) in the interrupt mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the CPU. Figure 15.11 shows a flowchart for unread message overwriting.

Figure 15.11 Unread Message Overwrite Flowchart

15.4.5 Mailbox Reconfiguration

Follow the procedure below to perform mailbox reconfiguration.

- Ensure that no corresponding TXPR is set that changes the transmit box ID or changes the transmit box into the receive box. Any identifier and the corresponding MBC bit can be changed any time. When changing both, change the identifier before changing the corresponding MBC bit.
- Change the receive box ID or change the receive box into the transmit box.

<Method 1> Using halt mode

The advantage of this method is that no messages are lost as far as a message exists in the CAN bus at that time and the HCAN2 becomes a receiver. Upon completion of reception, the HCAN2 enters halt mode. The disadvantages are that reconfiguration takes time if the HCAN2 is in the middle of receiving messages (transition to halt mode is delayed until reception ends) and no message reception/transmission is possible in halt mode.

<Method 2> Not using halt mode

The advantage of this method is that reconfiguration is immediately performed and the software overhead is small as if no interrupts were existent. Reading RXPR, which is necessary before and after reconfiguration, is for the purpose of checking if messages are received during this period. Note that MBIMR simply prevents the interrupt signal from occurrence instead of preventing the RXPR bit from being set. When any message is received, it is unclear whether such message belongs to a previous or new ID. Accordingly, messages received during this period should be discarded, which is the disadvantage of this method.

Figure 15.12 Change of Receive Box ID and Change from Receive Box to Transmit Box

15.4.6 HCAN2 Sleep Mode

The HCAN2 is provided with an HCAN2 sleep mode that places the HCAN2 module in the sleep state in order to reduce current dissipation. Figure 15.13 shows a flowchart of HCAN2 sleep mode.

Figure 15.13 HCAN2 Sleep Mode Flowchart

HCAN2 sleep mode is entered by setting the HCAN2 sleep mode bit (MCR5) to 1 in the master control register (MCR). If the CAN bus is operating, the transition to HCAN2 sleep mode is delayed until the bus becomes idle.

Following flow is recommended to enter sleep mode.

- 1. Set halt mode ($MCR1 = 1$).
- 2. Confirm that the HCAN2 is disconnected from the CAN bus (GSR4 = 1).
- 3. Clear the source register that controls IRR.
- 4. Clear halt mode and set bits for sleep mode simultaneously (MCR1 = 0 and MCR5 = 1).

Either of the following methods of clearing HCAN2 sleep mode can be selected:

- Clearing by software
- Clearing by CAN bus operation

11 recessive bits must be received after HCAN2 sleep mode is cleared before CAN bus communication is re-enabled.

Clearing by Software: HCAN2 sleep mode is cleared by writing a 0 to MCR5 from the CPU.

Clearing by CAN Bus Operation: The cancellation method is selected by the MCR7 bit setting in MCR. Clearing by CAN bus operation occurs automatically when the CAN bus performs an operation and this change is detected. In this case, the first message is not stored in a mailbox; messages will be received normally from the second message onward. When a change is detected on the CAN bus in HCAN2 sleep mode, the bus operation interrupt flag (IRR12) is set in the interrupt register (IRR). If the bus interrupt mask (IMR12) in the interrupt mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the CPU.

15.4.7 HCAN2 Halt Mode

The HCAN2 halt mode is provided to enable mailbox settings to be changed without performing an HCAN2 hardware or software reset. In HCAN2 halt mode, the contents of all registers are retained. Figure 15.14 shows a flowchart of HCAN2 halt mode.

Figure 15.14 HCAN2 Halt Mode Flowchart

HCAN2 halt mode is entered by setting the halt request bit (MCR1) to 1 in the master control register (MCR). If the CAN bus is operating, the transition to HCAN2 halt mode is delayed until the bus becomes idle.

RENESAS

HCAN2 halt mode is cleared by clearing MCR1 to 0.

Rev. 2.00, 09/04, page 476 of 720

15.5 Interrupt Sources

Table 15.6 lists the HCAN2 interrupt sources. With the exception of the reset processing interrupt (IRR0) by a power-on reset, these sources can be masked. Masking is implemented using the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR). For details on the interrupt vector of each interrupt source, refer to section 6, Interrupt Controller (INTC).

Table 15.6 HCAN2 Interrupt Sources

15.6 DTC Interface

The DTC can be activated by the reception of a message in HCAN2 mailbox 0. When DTC transfer ends after DTC activation has been set, the RXPR0 and RFPR0 flags are cleared automatically. An interrupt request due to a receive interrupt from the HCAN2 cannot be sent to the CPU in this case. Figure 15.15 shows a DTC transfer flowchart.

Figure 15.15 DTC Transfer Flowchart

15.7 CAN Bus Interface

A bus transceiver IC is necessary to connect this LSI to a CAN bus. A Renesas HA13721 transceiver IC and its compatible products are recommended. Figure 15.16 shows a sample connection diagram.

Figure 15.16 High-Speed Interface Using HA13721

15.8 Usage Notes

15.8.1 Time Trigger Transmit Setting/Timer Operation Disabled

• The timer should not be operated during event trigger transmission (TCR15 = 0), or event trigger may not be executed normally.

15.8.2 Reset

The HCAN2 is reset by a power-on reset, in hardware standby mode, and in software standby mode. All the registers are initialized in a reset, but mailboxes MBx are not. After power-on, however, mailboxes MBx are initialized, and their values are undefined. Therefore, mailbox initialization must always be carried out after a power-on reset, a transition to hardware standby mode, or software standby mode. The reset interrupt flag (IRR0) is always set after a power-on reset or recovery from software standby mode. As this bit cannot be masked in the interrupt mask register (IMR), if HCAN2 interrupt enabling is set in the interrupt controller without clearing the flag, an HCAN2 interrupt will be initiated immediately. IRR0 should therefore be cleared during initialization.

15.8.3 HCAN2 Sleep Mode

The bus operation interrupt flag (IRR12) in the interrupt register (IRR) is set by CAN bus operation in HCAN2 sleep mode. Therefore, this flag is not used by the HCAN2 to indicate sleep mode release. Note that the reset status bit (GSR3) in the general status register (GSR) is set in HCAN2 sleep mode.

15.8.4 Interrupts

When the mailbox interrupt mask register (MBIMR) is set, the interrupt register (IRR8, IRR2, or IRR1) is not set by reception completion, transmission completion, or transmission cancellation for the set mailboxes.

15.8.5 Error Counters

In the case of error active and error passive, REC and TEC normally count up and down. In the bus-off state, 11-bit recessive sequences are counted (REC + 1) using REC. If REC reaches 96 during the count, IRR4 and GSR1 are set, and if REC reaches 128, IRR7 is set.

15.8.6 Register Access

HCAN2 registers except some registers can be accessed only in words. The registers for mailboxes, $MBx[4]$, $MBx[5]$, and $MBx[7]$ to [14], can be accessed in both bytes and words. The registers should not be accessed in longwords.

15.8.7 Register in Standby Modes

All HCAN2 registers are initialized in hardware standby mode and software standby mode.

15.8.8 Transmission Cancellation during SOF or Intermission

Setting the contents of TXCR at the SOF or in the intermission state causes a message transmission and TXACK to be set at the completion of the transmission. However, clearing the contents of TXCR and TXPR and setting the contents of ABACK are automatically performed. Despite that both transmission-cancellation and transmission-completion flags are set, incorrect data will not transmitted.

Rev. 2.00, 09/04, page 480 of 720

15.8.9 Cases when the Transmit Wait Register (TXPR) is Set during Transfer of EOF

If the transmit wait register (TXPR) is set during transfer of EOF for the message being transmitted or received, normal transfer of the data may be inhibited.

- Conflict with EOF during message reception: The reception might not proceed normally because the data received at the previous reception may not be stored at the reception of the next SOF.
- Conflict with EOF during message transmission: The transmission might not proceed normally because the ID of the next data for transmission may have been damaged. Transmission will proceed normally when the TXPR bits are set by package to all the mailboxes that require transmission after all of the data for transmission have been transmitted.

The occurrence of the phenomena described above depends on the settings of the operating clock and baud rate for the HCAN2, the number of transmission mailboxes set in the TXPR register, and the number of times the mailboxes are accessed by the CPU after the TXPR register has been set.

Software Measure:

Program so that the TXPR bits are set by package to all the mailboxes that require transmission wait until the transmission from all of the specified mailboxes and the reception from the CAN bus are completed, confirm that the TXPR has been cleared and RXPR set to 1, then set the TXPR again.

15.8.10 Limitation on Access to the Local Acceptance Filter Mask (LAFM)

Read access to the local acceptance filter mask register (LAFM) during message transmission may damage the data in the register.

Software Measure: Program so that the LAFM register is only accessed in the configuration mode $(MCR0 = 1)$

15.8.11 Notes on Using Auto Acknowledge Mode

In the Self Test by setting the TST4 bit (Auto Acknowledge Mode) in the master control register (MCR) to 1, transmission can be performed but receiving the transmit data cannot be performed.

15.8.12 Notes on Usage of the Transmit Wait Cancel Register (TXCR)

• If a transmit wait cancel register (TXCR) setting to cancel transmission is made immediately after a transmission request (TXPR) has been issued at the SOF or during an intermission, canceling of the message being prepared for transmission is not possible so that transmission

RENESAS

Rev. 2.00, 09/04, page 481 of 720

will start and proceed normally. In such a case, however, incorrect clearing of the transmit wait register (TXPR) and setting of the flag in the abort acknowledge register (ABACK) may occur.

• Transmitting cancellation of mailbox 31 cannot be performed by event trigger transmit.

Note: Mailbox 31 should be used for reception.

15.8.13 Setting and Cancellation of Transmission during Bus-Idle State

After a transmission request has been issued (TXPR is set) while in the bus-idle state, if another transmission request is issued (TXPR is set) or the transmission is cancelled (TXCR is set) immediately before the SOF, transmission may not be carried out correctly.

Software Measure:

- Program so that the TXPR bits are set by package to all the mail boxes that require transmission wait until the transmission from all of the specified mailboxes is completed, confirm that the TXPR has been cleared to 0, then set the TXPR again.
- To cancel transmission, allow more than 50 us after the TXPR register has been set, then set the TXCR.

The values of the time interval from TXPR setting to TXCR setting, indicated above, is for a guide. For further details, please contact your nearest Renesas Technology sales office.

15.8.14 Releasing HCAN2 Reset

Before releasing HCAN2 software reset mode (MCR0 = 0), confirm in advance that the reset status bit (GSR3) is set to 1.

15.8.15 Accessing Mailboxes When HCAN2 Is in Sleep Mode

Mailboxes should not be accessed when the HCAN2 is in sleep mode. If mailboxes are accessed in sleep mode, the CPU may stop. However, the CPU does not stop when registers that are not relevant to mailboxes are accessed in sleep mode or mailboxes are accessed in other modes.

15.8.16 Module Standby Mode Setting

HCAN2 operation can be disabled or enabled using the module standby control register. The initial setting is for HCAN2 operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes.

Rev. 2.00, 09/04, page 482 of 720

Section 16 Motor Management Timer (MMT)

Motor Management Timer (MMT) can output 6-phase PWM waveforms with non-overlap times.

Figure 16.1 shows a block diagram of the MMT.

16.1 Features

- Triangular wave comparison type 6-phase PWM waveform output with non-overlap times
- Non-overlap times generated by timer dead time counters
- Toggle output synchronized with PWM period
- Counter clearing on an external signal
- Data transfer by DTC activation
- Generation of a trigger for the start of conversion by the A/D converter is available.
- Output-off functions
- PWM output halted by external signal
- PWM output halted when oscillation stops
- Module standby mode can be set

Figure 16.1 Block Diagram of MMT

16.2 Input/Output Pins

Table 16.1 shows the pin configuration of the MMT.

Name	I/O	Function
PCIO	Input/Output	Counter clear signal input when set as an input by PAIORL register: toggle output in synchronization with the PWM cycle when set as an output by PAIORL register.
PUOA	Output	PWMU phase output (positive phase)
PUOB	Output	PWMU phase output (negative phase)
PVOA	Output	PWMV phase output (positive phase)
PVOB	Output	PWMV phase output (negative phase)
PWOA	Output	PWMW phase output (positive phase)
PWOB	Output	PWMW phase output (negative phase)

Table 16.1 Pin Configuration

16.3 Register Descriptions

The MMT has the following registers. For details on register addresses and the register states during each processing, refer to appendix A, Internal I/O Register.

- Timer mode register (MMT_TMDR*)
- Timer control register (TCNR)
- Timer status register (MMT_TSR*)
- Timer counter (MMT_TCNT*)
- Timer buffer register U (TBRU)
- Timer buffer register V (TBRV)
- Timer buffer register W (TBRW)
- Timer general register UU (TGRUU)
- Timer general register VU (TGRVU)
- Timer general register WU (TGRWU)
- Timer general register U (TGRU)
- Timer general register V (TGRV)
- Timer general register W (TGRW)
- Timer general register UD (TGRUD)
- Timer general register VD (TGRVD)
- Timer general register WD (TGRWD)
- Timer dead time counter 0 (TDCNT0)
- Timer dead time counter 1 (TDCNT1)
- Timer dead time counter 2 (TDCNT2)
- Timer dead time counter 3 (TDCNT3)
- Timer dead time counter 4 (TDCNT4)
- Timer dead time counter 5 (TDCNT5)
- Timer dead time data register (MMT_TDDR*)
- Timer period buffer register (TPBR)
- Timer period data register (TPDR)
- Note: * In this section, the names of these registers are further abbreviated to TMDR, TSR, TCNT, and TDDR hereafter.

16.3.1 Timer Mode Register (MMT_TMDR)

The timer mode register (MMT_TMDR) sets the operating mode and selects the PWM output level. In this section, the name of this register is abbreviated to TMDR hereafter.

16.3.2 Timer Control Register (TCNR)

The timer control register (TCNR) controls the enabling or disabling of interrupt requests, selects the enabling or disabling of register access, and selects counter operation or halting.

16.3.3 Timer Status Register (MMT_TSR)

The timer status register (MMT_TSR) holds status flags. (In this section, the name of this register is abbreviated to TSR hereafter.)

16.3.4 Timer Counter (MMT_TCNT)

The timer counter (MMT_TCNT) is a 16-bit counter. The initial value is H'0000. Only 16-bit access can be used on MMT_TCNT; 8-bit access is not possible. (In this section, the name of this register is abbreviated to TCNT hereafter.)

16.3.5 Timer Buffer Registers (TBR)

The timer buffer registers (TBR) function as 16-bit buffer registers. The MMT has three TBR registers; TBRU, TBRV, and TBRW, each of which has two addresses; a buffer operation address (shown first) and a free operation address (shown second). A value written to the buffer operation address is transferred to the corresponding TGR at the timing set in bits MD1 and MD0 in the timer mode register (TMDR). A value set in the free operation address is transferred to the corresponding TGR immediately. The initial value of TBR is H'FFFF. Only 16-bit access can be used on the TBR registers; 8-bit access is not possible.

16.3.6 Timer General Registers (TGR)

The timer general registers (TGR) function as 16-bit compare registers. The MMT has nine TGR registers, that are compared with the TCNT counter in the operating modes. The initial value of TGR is H'FFFF. Only 16-bit access can be used on the TGR registers; 8-bit access is not possible.

16.3.7 Timer Dead Time Counters (TDCNT)

The timer dead time counters (TDCNT) are 16-bit read-only counters. The initial value of TDCNT is H'0000. Only 16-bit access can be used on the TDCNT counters; 8-bit access is not possible.

16.3.8 Timer Dead Time Data Register (MMT_TDDR)

The timer dead time data register (MMT_TDDR) is a 16-bit register that sets the positive phase and negative phase non-overlap time (dead time). The initial value of MMT_TDDR is H'FFFF. Only 16-bit access can be used on MMT_TDDR; 8-bit access is not possible. (In this section, the name of this register is further abbreviated to TDDR hereafter.)

16.3.9 Timer Period Buffer Register (TPBR)

The timer period buffer register (TPBR) is a 16-bit register that functions as a buffer register for the TPDR register. A value of 1/2 the PWM carrier period should be set as the TPBR value. The TPBR value is transferred to the TPDR register at the transfer timing set in the TMDR register. The initial value of TPBR is H'FFFF. Only 16-bit access can be used on TPBR; 8-bit access is not possible.

Rev. 2.00, 09/04, page 490 of 720

16.3.10 Timer Period Data Register (TPDR)

The timer period data register (TPDR) functions as a 16-bit compare register. In the operating modes, the TPDR register value is constantly compared with the TCNT counter value, and when they match the TCNT counter changes its count direction from up to down. The initial value of TPDR is H'FFFF. Only 16-bit access can be used on TPDR; 8-bit access is not possible.

16.4 Operation

When the operating mode is selected, a 3-phase PWM waveform is output with a non-overlap relationship between the positive and negative phases.

The PUOA, PUOB, PVOA, PVOB, PWOA, and PWOB pins are PWM output pins, the PCIO pin (when set to output) functions as a toggle output synchronized with the PWM waveform, and the PCI0 pin (when set to input) functions as the counter clear signal input. The TCNT counter performs up- and down-count operations, whereas the TDCNT counters perform up-count operations.

16.4.1 Sample Setting Procedure

An example of the operating mode setting procedure is shown in figure 16.2.

Figure 16.2 Sample Operating Mode Setting Procedure

Count Operation: Set 2Td (Td: value set in TDDR) as the initial value of the TCNT counter when CST bit in TCNR is set to 0.

When the CST bit is set to 1, TCNT counts up to {value set in TPBR $+ 2Td$ }, and then starts counting down. When TCNT reaches 2Td, it starts counting up again, and continues in this way.

TCNT is constantly compared with TGRU, TGRV, and TGRW. In addition, it is compared with TGRUU, TGRVU, TGRWU, and TPDR when counting up, and with TGRUD, TGRVD, TGRWD, and 2Td when counting down.

TDCNT0 to TDCNT5 are read-only counters. It is not necessary to set their initial values.

TDCNT0, TDCNT2, and TDCNT4 start counting up at the falling edge of a positive phase compare match output when TCNT is counting down. When they become equal to TDDR they are cleared to 0 and halt.

TDCNT1, TDCNT3, and TDCNT5 start counting up at the falling edge of a negative phase compare match output when TCNT is counting up. When they match TDDR they are cleared to 0 and halt.

TDCNT0 to TDCNT5 are compared with TDDR only while a count operation is in progress. No count operation is performed when the TDDR value is 0.

Figure 16.3 shows an example of the TCNT count operation.

Figure 16.3 Example of TCNT Count Operation

Rev. 2.00, 09/04, page 493 of 720

Register Operation: In the operating modes, four buffer registers and ten compare registers are used.

The registers that are constantly compared with the TCNT counter are TGRU, TGRV, and TGRW. In addition, TGRUU, TGRVU, TGRWU, and TPDR are compared with TCNT when TCNT is counting up, and TGRUD, TGRVD, TGRWD are compared with TCNT when TCNT is counting down. The buffer register for TPDR is TPBR; the buffer register for TGRUU, TGRU, and TGRUD is TBRU; the buffer register for TGRVU, TGRV, and TGRVD is TBRV; and the buffer register for TGRWU, TGRW, and TGRWD is TBRW.

To change compare register data, the new data should be written to the corresponding buffer register. The buffer registers can be read and written to at all times. Data written to the buffer operation addresses for TPBR and TBRU to TBRW is transferred at the timing specified by bits MD1 and MD0 in the timer mode register (TMDR). Data written to the free operation addresses for TBRU to TBRW is transferred immediately.

After data transfer is completed, the relationship between the compare registers and buffer registers is as follows:

TGRU (TGRV, TGRW) value = TBRU (TBRV, TBRW) value + Td (Td: value set in TDDR) TGRUU (TGRVU, TGRWU) value = TBRU (TBRV, TBRW) value + 2Td TGRUD (TGRVD, TGRWD) value = TBRU (TBRV, TBRW) value TPDR value = TPBR value + 2Td

The values of TBRU to TBRW should always be set in the range H'0000 to H'FFFF – 2Td, and the value of TPBR should always be set in the range H'0000 to H'FFFF – 4Td.

Figure 16.4 shows examples of counter and register operations.

Figure 16.4 Examples of Counter and Register Operations

Initial Settings: In the operating modes, there are five registers that require initialization.

Make the following register settings before setting the operating mode with bits MD1 and MD0 in the timer mode register (TMDR).

Set the timer period buffer register (TPBR) to 1/2 the PWM carrier period, set dead time Td in the timer dead time data register (TDDR) (when outputting an ideal waveform, $Td = H'0000$), and set {TPBR value + 2Td} in the timer period data register (TPDR).

Set {PWM duty initial value – Td} in the free write operation addresses for TBRU to TBRW.

The values of TBRU to TBRW should always be set in the range $H'0000$ to H' FFFF – 2Td, and the value of TPBR should always be set in the range H'0000 to H'FFFF – 4Td.

Rev. 2.00, 09/04, page 495 of 720

PWM Output Active Level Setting: In the operating modes, the active level of PWM pulses is set with bits OLSN and OLSP in the timer mode register (TMDR).

The output level can be set for the three positive phases and the three negative phases of 6-phase output. The operating mode must be exited before setting or changing the output level.

Dead Time Setting: In the operating modes, PWM pulses are output with a non-overlap relationship between the positive and negative phases. This non-overlap time is known as the dead time. The non-overlap time is set in the timer dead time data register (TDDR). The dead time generation waveform is generated by comparing the value set in TDDR with the timer dead time counters (TDCNT) for each phase. The operating mode must be exited before changing the contents of TDDR.

PWM Period Setting: In the operating modes, 1/2 the PWM pulse period is set in the TPBR register. The TPBR value should always be set in the range H'0000 to H'FFFF – 4Td. The value set in TPBR is transferred to TPDR at the timing selected with bits MD1 and MD0 in the timer mode register (TMDR). After the transfer, the value in TPDR is ${TPBR value + 2Td}$.

The new PWM period is effective from the next period when data is updated at the TCNT counter crest, and from the same period when data is updated at the trough.

Register Updating: In the operating modes, buffer registers are used to update compare register data. Update data can be written to a buffer register at all times. The buffer register value is transferred to the compare register at the timing set by bits MD1 and MD0 in the timer mode register (TMDR) (except in the case of a write to the free operation address for TBRU to TBRW, in which case the value is transferred to the corresponding compare register immediately).

Initial Output in Operating Modes: The initial output in the operating modes is determined by the initial values of TBRU to TBRW.

Table 16.2 shows the relationship between the initial value of TBRU to TBRW and the initial output.

Table 16.2 Initial Values of TBRU to TBRW and Initial Output

Rev. 2.00, 09/04, page 496 of 720

PWM Output Generation in Operating Modes: In the operating modes, a 3-phase PWM waveform is output with a non-overlap relationship between the positive and negative phases. This non-overlap time is called the dead time.

The PWM waveform is generated from an output generation waveform generated by ANDing the compare output waveform with the dead time generation waveform. Waveform generation for one phase (the U-phase) is shown here. The V-phase and W-phase waveforms are generated in the same way.

1. Compare Output Waveform

The compare output waveform is generated by comparing the values in the TCNT counter and the TGR registers.

For compare output waveform U phase A (CMOUA), 0 is output if TGRUU > TCNT in the T1 interval (when TCNT is counting up), and 1 is output if TGRUU \leq TCNT. In the T2 interval (when TCNT is counting down), 0 is output if TGRU > TCNT, and 1 is output if TGRU \leq TCNT.

For compare output waveform U phase B (CMOUB), 1 is output if TGRU > TCNT in the T1 interval, and 0 is output if $TGRU \leq TCNT$. In the T2 interval, 1 is output if $TGRUD > TCNT$, and 0 is output if TGRUD \leq TCNT.

2. Dead Time Generation Waveform

For dead time generation waveform U phases A (DTGUA) and B (DTGUB), 1 is output as the initial value.

TDCNT0 starts counting at the falling edge of CMOUA. DTGUA outputs 0 if TDCNT0 is counting, and 1 otherwise.

TDCNT1 starts counting at the falling edge of CMOUB. DTGUB outputs 0 if TDCNT1 is counting, and 1 otherwise.

3. Output Generation Waveform

Output generation waveform U phase A (OGUA) is generated by ANDing CMOUA and DTGUB, and output generation waveform U phase B (OGUB) is generated by ANDing CMOUB and DTGUA.

4. PWM Waveform

The PWM waveform is generated by converting the output generation waveform to the output level set in bits OLSN and OLSP in the timer mode register (TMDR).

Figure 16.5 shows an example of PWM waveform generation (operating mode 3, $OLSN = 1$, $OLSP = 1$).

Figure 16.5 Example of PWM Waveform Generation

0% to 100% Duty Cycle Output: In the operating modes, PWM waveforms with any duty cycle from 0% to 100% can be output. The output PWM duty cycle is set using the buffer registers (TBRU to TBRW).

100% duty cycle output is performed when the buffer register (TBRU to TBRW) value is set to H'0000. The waveform in this case has positive phase in the 100% on state. 0% duty cycle output is performed when a value greater than the TPDR value is set as the buffer register (TBRU to TBRW) value. The waveform in this case has positive phase in the 100% off state.

External Counter Clear Function: In the operating modes, the TCNT counter can be cleared from an external source. When using the counter clearing function, port A I/O register L (PAIORL) should be used to set the PCIO pin as an input.

On the falling edge of PCIO pin (when set to input), the TCNT counter is reset to 2Td (the initial setting). It then counts up until it reaches the value in TPDR, then starts counting down. When the count returns to 2Td, TCNT starts counting up again, and this sequence is repeated. Figure 16.6 shows the example for counter clearing.

Rev. 2.00, 09/04, page 498 of 720

Figure 16.6 Example of TCNT Counter Clearing

Toggle Output Synchronized with PWM Cycle: In the operating modes, output can be toggled synchronously with the PWM carrier cycle. When outputting the PWM cycle, the pin function controller (PFC) should be used to set the PCIO pin as an output(when set to output). An example of the toggle output waveform is shown in figure 16.7.

PWM cycle output is toggled according to the TCNT count direction. The toggle output pin is PCIO (when set to output). PCIO outputs 1 when TCNT is counting up, and 0 when counting down.

Figure 16.7 Example of Toggle Output Waveform Synchronized with PWM Cycle

Settings for A/D Start-Conversion Requests: Requests to start A/D conversion can be set up to be issued when TCNT matches TPDR or 2Td. When the start requests are set up for issue when TCNT matches TPDR, A/D conversion will start at the center of the PWM pulse (the peak value of the TCNT counter). When the start requests are set up for issue when TCNT matches 2Td, A/D conversion will start on the edge of the PWM pulse (the minimum value of the TCNT counter).

Requests to start A/D conversion is enabled by setting the bit TTGE in the timer control register (TCNR) to 1.

Table 16.3 shows the relationship between A/D conversion start timing and operating mode.

16.4.2 Output Protection Functions

Operating mode output has the following protection functions:

• Halting MMT output by external signal

The 6-phase PWM output pins can be placed in the high-impedance state automatically by inputting a specified external signal. There are three external signal input pins. For details, see section 16.8, Port Output Enable (POE).

• Halting MMT output when oscillation stops

The 6-phase PWM output pins are placed in the high-impedance state automatically when stoppage of the clock input is detected. However, pin states are not guaranteed when the clock is restarted.

16.5 Interrupts

When the TGFM (TGFN) flag is set to 1 in the timer status register (TSR) by a compare match between TCNT and the TPDR register (2Td), and if the TGIEM (TGIEN) bit setting in the timer control register (TCNR) is 1, an interrupt is requested. The interrupt request is cleared by clearing the TGF flag to 0.

DTC Activation

TGINN Compare match between TCNT and 2Td TGFN Yes

Table 16.4 MMT Interrupt Sources

The on-chip DTC can be activated by a compare match between TCNT and TPDR or between TCNT and 2Td.

The on-chip A/D converter can be activated when TCNT matches TPDR or 2Td. When the TGF flag in the timer status register (TSR) is set to 1 as a result of either match corresponding, a request to start A/D conversion is sent to the A/D converter. If the start-conversion trigger of the MMT is selected in the A/D converter at that time, A/D conversion starts up.

16.6 Operation Timing

16.6.1 Input/Output Timing

TCNT and TDCNT Count Timing: Figure 16.8 shows the TCNT and TDCNT count timing.

Figure 16.8 Count Timing

TCNT Counter Clearing Timing: Figure 16.9 shows the timing of TCNT counter clearing by an external signal.

Figure 16.9 TCNT Counter Clearing Timing

TDCNT Operation Timing: Figure 16.10 shows the TDCNT operation timing.

Figure 16.10 TDCNT Operation Timing

Buffer Operation Timing: Figure 16.11 shows the compare match buffer operation timing.

Figure 16.11 Buffer Operation Timing

Rev. 2.00, 09/04, page 503 of 720

16.6.2 Interrupt Signal Timing

Timing of TGF Flag Setting by Compare Match: Figure 16.12 shows the timing of setting of the TGF flag in the timer status register (TSR) on a compare match between TCNT and TPDR, and the timing of the TGI interrupt request signal. The timing is the same for a compare match between TCNT and 2Td.

Figure 16.12 TGI Interrupt Timing

Status Flag Clearing Timing: A status flag is cleared when the CPU reads 1 from the flag, then 0 is written to it. When the DTC controller is activated, the flag is cleared automatically. Figure 16.13 shows the timing of status flag clearing by the CPU, and figure 16.14 shows the timing of status flag clearing by the DTC.

Figure 16.13 Timing of Status Flag Clearing by CPU

Rev. 2.00, 09/04, page 504 of 720

Figure 16.14 Timing of Status Flag Clearing by DTC Controller

16.7 Usage Notes

16.7.1 Module Standby Mode Setting

MMT operation can be disabled or enabled using the module standby control register. The initial setting is for MMT operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes.

16.7.2 Notes for MMT Operation

Note that the kinds of operation and contention described below occur during MMT operation.

Contention between Buffer Register Write and Compare Match: If a compare match occurs in the T2 state of a buffer register (TBRU to TBRW, or TPBR) write cycle, data is transferred from the buffer register to the compare register (TGR or TPDR) by a buffer operation. The data transferred is the buffer register write data.

Figure 16.15 shows the timing in this case.

Figure 16.15 Contention between Buffer Register Write and Compare Match

Contention between Compare Register Write and Compare Match: If a compare match occurs in the T2 state of a compare register (TGR or TPDR) write cycle, the compare register write is not performed, and data is transferred from the buffer register (TBRU, TBRV, TBRW, or TPBR) to the compare register by a buffer operation.

Figure 16.16 shows the timing in this case.

Figure 16.16 Contention between Compare Register Write and Compare Match

Pay Attention to the Notices Below, When a Value is Written into the Timer General Register U (TGRU), Timer General Register V (TGRV), Timer General Register W (TGRW), and in Case of Written into Free Operation Address (*):

- In case of counting up: Do not write a value {Previous value of TGRU + Td} into TGRU.
- In case of counting down: Do not write a value {Previous value of TGRU Td} into TGRU.

In the same manner to TGRV and TGRW. When a value {Previous value of TGRU + Td} is written (in case of counting down {Previous value of TGRU - Td}), the output of PUOA/PUOB, PVOA/PVOB, PWOA/PWOB (corresponding to U, V, W phase) may not be output for 1 cycle. Figure 16.17 shows the error case. When writing into the buffer operation address, these notes are not relevant.

RENESAS

Note: * When addresses, H'FFFF8A1C, H'FFFF8A2C, H'FFFF8A3C are used as register address for TBRU, TBRV, TBRW, respectively.

Rev. 2.00, 09/04, page 507 of 720

Figure 16.17 Writing into Timer General Registers (When One Cycle is Not Output)

Writing Operation into Timer Period Data Register (TPDR) and Timer Dead Time Data Register (TDDR) When MMT is Operating:

- Do not revise TPDR register when MMT is operating. Always use a buffer-write operation through TPBR register.
- Do not revise TDDR register once an operation of MMT is invoked. When TDDR is revised, a wave may not be output for as much as 1 cycle (full count period of 16 bits in TDCNT), because a value cannot be written into TDCNT, which is compared to a value set in TDDR.

16.8 Port Output Enable (POE)

The port output enable (POE) circuit enables the MMT's output pins (POUA, POUB, POVA, POVB, POWA, and POWB) to be placed in the high-impedance state by varying the input to pins POE4 to POE6. An interrupt can also be requested at the same time.

In addition, the MMT's output pins will also enter the high-impedance state in standby mode or when the oscillator halts.

16.8.1 Features

The POE circuit has the following features:

- Falling edge, $P\phi/8 \times 16$ times, $P\phi/16 \times 16$ times, or $P\phi/128 \times 16$ times low-level sampling can be set for each of input pins POE4 to POE6.
- The MMT's output pins can be placed in the high-impedance state at the falling edge or lowlevel sampling of pins POE4 to POE6.
- An interrupt can be generated by input level sampling.

Rev. 2.00, 09/04, page 508 of 720

Figure 16.18 Block Diagram of POE

16.8.2 Input/Output Pins

Table16.5 shows the pin configuration of the POE circuit.

Table 16.5 Pin Configuration

16.8.3 Register Descriptions

The POE circuit has the following registers.

• Input level control/status register (ICSR2)

Input Level Control/Status Register (ICSR2): The input level control/status register (ICSR2) is a 16-bit readable/writable register that selects the input mode for pins POE4 to POE6, controls enabling or disabling of interrupts, and holds status information.

RENESAS

Note: * Only 0 can be written to clear the flag.

16.8.4 Operation

Input Level Detection: When the input condition set in ICSR2 occurs on any one of the POE pins, the MMT output pins go to the high-impedance state.

- Pins placed in the high-impedance state (the MMT's output pins) The six pins PWOB, PWOA, PVOB, PVOA, PUOB, PUOA in the motor management timer (MMT) are placed in the high-impedance state.
- Note: These pins are in the high-impedance state only when each pin is used as the general input/output function or MMT output pin.
- 1. Falling edge detection

When a transition from high- to low-level input occurs on a POE pin

2. Low level detection

Figure 16.19 shows the low level detection operation. Low level sampling is performed 16 times in succession using the sampling clock set in ICSR2. The input is not accepted if a high level is detected even once among these samples.

The timing of entry of the MMT's output pins into the high-impedance state from the sampling clock is the same for falling edge detection and low level detection.

Figure 16.19 Low Level Detection Operation

Exiting High-Impedance State: The MMT output pins that have entered the high-impedance state by the input level detection are released from this state by restoring them to their initial states by means of a power-on reset, or by clearing all the POE flags in ICSR2 (POE4F to POE6F: bits 12 to 14).

Rev. 2.00, 09/04, page 512 of 720

16.8.5 Usage Note

- 1. To set the POE pin as a level-detective pin, a high level signal must be firstly input to the POE pin.
- 2. To clear bits POE4F, POE5F, and POE6F to 0, read the ICSR2 register. Clear bits, which are read as 1, to 0, and write 1 to the other bits in the register.

Rev. 2.00, 09/04, page 514 of 720

Section 17 Pin Function Controller (PFC)

The pin function controller (PFC) is composed of those registers that are used to select the functions of multiplexed pins and assign pins to be inputs or outputs. Tables 17.1 to 17.5 list the multiplexed pins.

Tables 17.6 and 17.7 list the pin functions in each operating mode.

Table 17.1 Multiplexed Pins (Port A)

Note: * F-ZTAT only

Table 17.2 Multiplexed Pins (Port B)

Table 17.3 Multiplexed Pins (Port D)

RENESAS

Note: * F-ZTAT only

RENESAS

Table 17.4 SH7047 Multiplexed Pins (Port E)

Note: * F-ZTAT only

Table 17.5 Multiplexed Pins (Port F)

RENESAS

Table 17.6 Pin Functions in Each Mode (1)

Rev. 2.00, 09/04, page 519 of 720

RENESAS

 Pin Name

Note: * F-ZTAT only.

 In on-chip ROM disable mode and on-chip ROM enable mode, do not set functions other than those that can be set by PFC listed in this table.

Table 17.7 SH7047 Pin Functions in Each Mode (2)

Note: * F-ZTAT only.

 In single chip mode, do not set functions other than those that can be set by PFC listed in this table.

17.1 Register Descriptions

The registers listed below make up the pin function controller (PFC). For details on the addresses of the registers and their states during each process, see appendix A, Internal I/O Register.

- Port A I/O register L (PAIORL)
- Port A control register L3 (PACRL3)
- Port A control register L2 (PACRL2)
- Port A control register L1 (PACRL1)
- Port B I/O register (PBIOR)
- Port B control register 1 (PBCR1)
- Port B control register 2 (PBCR2)
- Port D I/O register L (PDIORL)
- Port D control register L1 (PDCRL1)
- Port D control register L2 (PDCRL2)
- Port E I/O register H (PEIORH)
- Port E I/O register L (PEIORL)
- Port E control register H (PECRH)
- Port E control register L1 (PECRL1)
- Port E control register L2 (PECRL2)

17.1.1 Port A I/O Register L (PAIORL)

The port A I/O register L (PAIORL) is a 16-bit readable/writable register that is used to set the pins on port A as inputs or outputs. Bits PA15IOR to PA0IOR correspond to pins PA15 to PA0 (names of multiplexed pins are here given as port names and pin numbers alone). PAIORL is enabled when the port A pins are functioning as general-purpose inputs/outputs (PA15 to PA0), SCK2 and SCK3 pins are functioning as inputs/outputs of SCI, and PCIO pins are functioning as an input/output of MMT. In other states, PAIORL is disabled.

A given pin on port A will be an output pin if the corresponding bit in PAIORL is set to 1, and an input pin if the bit is cleared to 0.

The initial value of PAIORL is H'0000.

17.1.2 Port A Control Registers L3 to L1 (PACRL3 to PACRL1)

The port A control registers L3 to L1 (PACRL3 to PACRL1) are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port A.

RENESAS

Port A Control Registers L3 to L1 (PACRL3 to PACRL1)

Rev. 2.00, 09/04, page 526 of 720

Notes: 1. F-ZTAT only. Setting prohibited for the mask version.

 2. The initial value is 1 in the E10A debugging mode which is specified by a low level on DBGMD.

3. The initial value is 1 in the on-chip ROM disabled 8-bit external-expansion mode.

17.1.3 Port B I/O Register (PBIOR)

The port B I/O register (PBIOR) is a 16-bit readable/writable register that is used to set the pins on port B as inputs or outputs. Bits PB5IOR to PB0IOR correspond to pins PB5 to PB0 (names of multiplexed pins are here given as port names and pin numbers alone). PBIOR is enabled when port B pins are functioning as general-purpose inputs/outputs (PB5 to PB0) and SCK4 pins are functioning as inputs/outputs of SCI. In other states, PBIOR is disabled.

A given pin on port B will be an output pin if the corresponding bit in PBIOR is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 6 are reserved. These bits are always read as 0 and should only be written with 0.

The initial vale of PBIOR is H'0000.

17.1.4 Port B Control Registers 1 and 2 (PBCR1 and PBCR2)

The port B control registers 1 and 2 (PBCR1 and PBCR2) are 16-bit readable/writable registers that are used to select the multiplexed pin function of the pins on port B.

RENESAS

Rev. 2.00, 09/04, page 529 of 720

Notes: 1. The initial value is 1 in the on-chip ROM enabled/disabled 8-bit external-expansion mode.

2. The initial value is 1 in the on-chip ROM disabled 8-bit external-expansion mode.

17.1.5 Port D I/O Register L (PDIORL)

The port D I/O register L (PDIORL) is a 16-bit readable/writable register that is used to set the pins on port D as inputs or outputs. Bits PD8IOR to PD0IOR correspond to pins PD8 to PD0 (names of multiplexed pins are here given as port names and pin numbers alone). PDIORL is enabled when the port D pins are functioning as general-purpose inputs/outputs (PD8 to PD0) and SCK2 pins are functioning as inputs/outputs of SCI. In other states, PDIORL is disabled.

A given pin on port D will be an output pin if the corresponding bit in PDIORL is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 9 of PDIORL are reserved. These bits are always read as 0 and should only be written with 0 .

Rev. 2.00, 09/04, page 530 of 720

The initial value of PDIORL is H'0000.

17.1.6 Port D Control Registers L1 and L2 (PDCRL1 and PDCRL2)

The port D control registers L1 and L2 (PDCRL1 and PDCRL2) are 16-bit readable/writable registers that are used to select the multiplexed pin function of the pins on port D.

Port D Control Registers L1 and L2 (PDCRL1 and PDCRL2)

Rev. 2.00, 09/04, page 531 of 720

Notes: 1. F-ZTAT only. Setting prohibited for the mask version.

2. The initial value is 1 in the on-chip ROM disabled 8-bit external-expansion mode.

17.1.7 Port E I/O Registers L and H (PEIORL and PEIORH)

The port E I/O registers L and H (PEIORL and PEIORH) are 16-bit readable/writable registers that are used to set the pins on port E as inputs or outputs. Bits PE21IOR to PE0IOR correspond to pins PE21 to PE0 (names of multiplexed pins are here given as port names and pin numbers alone). PEIORL is enabled when the port E pins are functioning as general-purpose inputs/outputs (PE15 to PD0), TIOC pins are functioning as inputs/outputs of MTU, and SCK2 and SCK3 pins are functioning as inputs/outputs of SCI. In other states, PEIORL is disabled. PEIORH is enabled when the port E pins are functioning as general-purpose inputs/outputs (PE21 to PE16) and SCK4 pins are functioning as inputs/outputs of SCI. In other states, PEIORH is disabled.

A given pin on port E will be an output pin if the corresponding PEIORL or PEIORH bit is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 6 of PEIORH are reserved. These bits are always read as 0 and should only be written with 0

The initial values of PEIORL and PEIORH are H'0000.

Rev. 2.00, 09/04, page 532 of 720

17.1.8 Port E Control Registers L1, L2, and H (PECRL1, PECRL2, and PECRH)

The port E control registers L1, L2, and H (PECRL1, PECRL2 and PECRH) are 16-bit readable/writable registers that are used to select the multiplexed pin function of the pins on port E.

Port E Control Registers L1, L2, and H (PECRL1, PECRL2, and PECRH)

Rev. 2.00, 09/04, page 534 of 720

Notes: 1. F-ZTAT only. Setting prohibited for the mask version.

2. The initial value is 1 in the on-chip ROM disabled 8-bit external-expansion mode.

17.2 Precautions for Use

1. In this LSI series, individual functions are available as multiplexed functions on multiple pins. This approach is intended to increase the number of selectable pin functions and to allow the easier design of boards.

When the pin function controller (PFC) is used to select a function, only a single pin can be specified for each function. If one function is specified for two or more pins, the function will not work properly.

- 2. To select a pin function, set the port control registers (PACRL3, PACRL2, PACRL1, PBCR1, PBCR2, PDCRL1, and PDCRL2) before setting the port I/O registers (PAIORL, PBIOR, and PDIOR). To select the function of the pin which is multiplexed with the port E, the order of setting the port control registers (PECRH, PECRL1, and PECRL2) and port I/O registers (PEIORH and PEIORL) is not matter.
- 3. When external spaces are used, set the data input/output pins as follows by the pin function controller (PFC), according to the bus size of the CS0 space specified by the bus control register 1 (BCR1) of the bus state controller.

When the CS space takes the byte (8 bits) size, set all pins D7 to D0 as data input/output pins.

- 4. Regarding the pin in which input/output port is multiplexed with DREQ or IRQ, when the port input is changed from low level to DREQ edge or IRQ edge detection mode, the corresponding edge is detected.
- 5. In a state where the pin is in general I/O mode and set to 1-output (specifically, the port control register is in general I/O mode and both the port I/O register and the port data register are set to 1), a power-on reset through the RES pin may generate a low level on this pin upon the poweron state is realized. To prevent this low level from happening, set the port I/O register to 0 (general output) and then apply the power-on reset. Note, however, that no low level may be generated internally by the power-on reset due to the WDT overflow.

Section 18 I/O Ports

This LSI has five ports: A, B, D, E, and F. Port A is a 16-bit port, port B is a 6-bit port, port D is a 9-bit port, and port E is a 22-bit port, all supporting both input and output. Port F is a 16-bit inputonly port.

All the port pins are multiplexed as general input/output pins and special function pins. The functions of the multiplex pins are selected by means of the pin function controller (PFC). Each port is provided with a data register for storing the pin data.

18.1 Port A

Port A is an input/output port with the 16 pins shown in figure 18.1.

Figure 18.1 Port A

18.1.1 Register Descriptions

Port A is a 16-bit input/output port. Port A has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port A data register L (PADRL)

18.1.2 Port A Data Register L (PADRL)

The port A data register L (PADRL) is a 16-bit readable/writable register that stores port A data. Bits PA15DR to PA0DR correspond to pins PA15 to PA0 (multiplexed functions omitted here).

When a pin functions is a general output, if a value is written to PADRL, that value is output directly from the pin, and if PADRL is read, the register value is returned directly regardless of the pin state.

When a pin functions is a general input, if PADRL is read, the pin state, not the register value, is returned directly. If a value is written to PADRL, although that value is written into PADRL, it does not affect the pin state. Table 18.1 summarizes port A data register L read/write operations.

Table 18.1 Port A Data Register L (PADRL) Read/Write Operations

18.2 Port B

Bits 15 to $0¹$

Port B is an input/output port with the six pins shown in figure 18.2.

Figure 18.2 Port B

18.2.1 Register Descriptions

Port B is a 6-bit input/output port. Port B has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port B data register (PBDR)

18.2.2 Port B Data Register (PBDR)

The port B data register (PBDR) is a 16-bit readable/writable register that stores port B data. Bits PB5DR to PB0DR correspond to pins PB5 to PB0 (multiplexed functions omitted here).

When a pin functions is a general output, if a value is written to PBDR, that value is output directly from the pin, and if PBDR is read, the register value is returned directly regardless of the pin state.

Rev. 2.00, 09/04, page 539 of 720

When a pin functions is a general input, if PBDR is read, the pin state, not the register value, is returned directly. If a value is written to PBDR, although that value is written into PBDR, it does not affect the pin state. Table 18.2 summarizes port B data register read/write operations.

Table 18.2 Port B Data Register (PBDR) Read/Write Operations

Bits 5 to 0:

18.3 Port D

Port D is an input/output port with the nine pins shown in figure 18.3.

Figure 18.3 Port D

18.3.1 Register Descriptions

Port D has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port D data register L (PDDRL)

18.3.2 Port D Data Register L (PDDRL)

The port D data register L (PDDRL) is a 16-bit readable/writable register that stores port D data. Bits PD8DR to PD0DR correspond to pins PD8 to PD0 (multiplexed functions omitted here).

When a pin functions is a general output, if a value is written to PDDRL, that value is output directly from the pin, and if PDDRL is read, the register value is returned directly regardless of the pin state.

When a pin functions is a general input, if PDDRL is read, the pin state, not the register value, is returned directly. If a value is written to PDDRL, although that value is written into PDDRL, it does not affect the pin state. Table 18.3 summarizes port D data register L read/write operations.

Rev. 2.00, 09/04, page 541 of 720

Table 18.3 Port D Data Register L (PDDRL) Read/Write Operations

Bits 8 to 0:

18.4 Port E

Port E is an input/output port with the 22 pins shown in figure 18.4.

Note: * Only for the F-ZTAT version (no corresponding function in the mask version.)

RENESAS

Rev. 2.00, 09/04, page 543 of 720

18.4.1 Register Descriptions

Port E has the following registers. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Port E data register H (PEDRH)
- Port E data register L (PEDRL)

18.4.2 Port E Data Registers H and L (PEDRH and PEDRL)

The port E data registers H and L (PEDRH and PEDRL) are 16-bit readable/writable registers that store port E data. Bits PE21DR to PE0DR correspond to pins PE21 to PE0 (multiplexed functions omitted here).

When a pin functions is a general output, if a value is written to PEDRH or PEDRL, that value is output directly from the pin, and if PEDRH or PEDRL is read, the register value is returned directly regardless of the pin state.

When a pin functions is a general input, if PEDRH or PEDRL is read, the pin state, not the register value, is returned directly. If a value is written to PEDRH or PEDRL, although that value is written into PEDRH or PEDRL it does not affect the pin state. Table 18.4 summarizes port E data register read/write operations.

RENESAS

PEDRH:

PEDRL:

Table 18.4 Port E Data Registers H and L (PEDRH and PEDRL) Read/Write Operations

Bits 5 to 0 in PEDRH and bits 15 to 0 in PEDRL:

RENESAS

PE21).

18.5 Port F

Port F is an input-only port with the 16 pins shown in figure 18.5.

Port F	PF15 (input) / AN15 (input)	
	PF14 (input) / AN14 (input)	
	PF13 (input) / AN13 (input)	
	PF12 (input) / AN12 (input)	
	PF11 (input) / AN11 (input)	
	PF10 (input) / AN10 (input)	
	PF9 (input) / AN9 (input)	
	PF8 (input) / AN8 (input)	
	PF7 (input) / AN7 (input)	
	PF6 (input) / AN6 (input)	
	PF5 (input) / AN5 (input)	
	PF4 (input) / AN4 (input)	
	PF3 (input) / AN3 (input)	
	PF2 (input) / AN2 (input)	
	PF1 (input) / AN1 (input)	
	PF0 (input) / AN0 (input)	

Figure 18.5 Port F

18.5.1 Register Descriptions

Port F is a 16-bit input-only port. Port F has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port F data register (PFDR)

18.5.2 Port F Data Register (PFDR)

The port F data register (PFDR) is a 16-bit read-only register that stores port F data.

Bits PF15DR to PF0DR correspond to pins PF15 to PF0 (multiplexed functions omitted here).

Any value written into these bits is ignored, and there is no effect on the state of the pins. When any of the bits are read, the pin state rather than the bit value is read directly. However, when an

Rev. 2.00, 09/04, page 546 of 720

A/D converter analog input is being sampled, values of 1 are read out. Table 18.5 summarizes port F data register read/write operations.

Note: * Initial values are dependent on the state of the external pins.

Table 18.5 Port F Data Register (PFDR) Read/Write Operations

Bits 15 to 0

Rev. 2.00, 09/04, page 548 of 720

Section 19 Flash Memory (F-ZTAT Version)

The features of the flash memory in the flash memory version are summarized below.

The block diagram of the flash memory is shown in figure 19.1.

19.1 Features

- Size: 256 kbytes
- Programming/erase methods
	- The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 64 kbytes \times 3 blocks, 32 kbytes \times 1 block, and 4 kbytes \times 8 blocks. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
	- For details, see section 25, Electrical Characteristics.
- Two on-board programming modes
	- Boot mode
	- User program mode

On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed on board.

- PROM Programmer mode
	- Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
	- With data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.

RENESAS

- Programming/erasing protection
	- Sets software protection against flash memory programming/erasing/verifying.

Rev. 2.00, 09/04, page 549 of 720

Figure 19.1 Block Diagram of Flash Memory

19.2 Mode Transitions

When the mode pin and the FWP pin are set in the reset state and a reset-start is executed, this LSI enters an operating mode as shown in figure 19.2. In user mode, flash memory can be read but not programmed or erased.

The boot, user program, and PROM programmer modes are provided as modes to write and erase the flash memory.

The differences between boot mode and user program mode are shown in table 19.1.

Figure 19.3 shows boot mode, and figure 19.4 shows user program mode.

Figure 19.2 Flash Memory State Transitions

Table 19.1 Differences between Boot Mode and User Program Mode

RENESAS

(1) Erase/erase-verify

(2) Program/program-verify

(3) Emulation

Note: * To be provided by the user, in accordance with the recommended algorithm.

1. Initial state

The old program version or data remains written in the flash memory. The user should prepare the programming control program and new application program beforehand in the host.

2. Programming control program transfer When boot mode is entered, the boot program in this LSI (originally incorporated in the chip) is started and the programming control program in the host is transferred to RAM via SCI communication. The boot program required for flash memory erasing is automatically transferred to the RAM boot program area.

Host

3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks.

Flash memory This LSI RAM **SCI** Application program (old version) Boot program area New application program Programming control program

4. Writing new application program The programming control program transferred from the host to RAM is executed, and the new application program in the host is written into the flash memory.

Figure 19.3 Boot Mode

1. Initial state

The FWE assessment program that confirms that user program mode has been entered, and the program that will transfer the programming/erase control program from flash memory to on-chip RAM should be written into the flash memory by the user beforehand. The programming/erase control program should be prepared in the host or in the flash memory.

3. Flash memory initialization The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.

2. Programming/erase control program transfer When user program mode is entered, user software confirms this fact, executes transfer program in the flash memory, and transfers the programming/erase control program to RAM.

4. Writing new application program Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.

Figure 19.4 User Program Mode

19.3 Block Configuration

Figure 19.5 shows the block configuration of 256-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 64 kbytes (3 blocks), 32 kbytes (1 block), and 4 kbytes (8 blocks). Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

19.4 Input/Output Pins

The flash memory is controlled by means of the pins shown in table 19.2.

Table 19.2 Pin Configuration

Pin Name	I/O	Function	
RES	Input	Reset	
FWP	Input	Flash program/erase protection by hardware	
MD ₁	Input	Sets this LSI's operating mode	
MD ₀	Input	Sets this LSI's operating mode	
TxD ₃ $(PA9)*$	Output	Serial transmit data output	
RxD ₃ $(PA8)*$	Input	Serial receive data input	

Note: $*$ In boot mode, PA8 and PA9 pins are used as SCI pins.

19.5 Register Descriptions

The flash memory has the following registers. For details on register addresses and register states during each processing, see appendix A, Internal I/O Register.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Erase block register 2 (EBR2)
- RAM emulation register (RAMER)

19.5.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, see section 19.8, Flash Memory Programming/Erasing.

19.5.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing.

19.5.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase block. EBR1 is initialized to H'00 when a high level is input to the FWP pin. It is also initialized to H'00, when the SWE bit in FLMCR1 is 0 regardless of value in the FWP pin. Do not set more than one bit at a time in EBR1 and EBR2, as this will cause all the bits in EBR1 and EBR2 to be automatically cleared to 0.

19.5.4 Erase Block Register 2 (EBR2)

EBR2 specifies the flash memory erase block. EBR2 is initialized to H'00 when a high level is input to the FWP pin. It is also initialized to H'00, when the SWE bit in FLMCR1 is 0 regardless of value in the FWP pin. Do not set more than one bit at a time in EBR1 and EBR2, as this will cause all the bits in EBR1 and EBR2 to be automatically cleared to 0.

19.5.5 RAM Emulation Register (RAMER)

RAMER specifies the area of flash memory to be overlapped with part of RAM when emulating real-time flash memory programming. RAMER settings should be made in user mode or user program mode. To ensure correct operation of the emulation function, the ROM for which RAM emulation is performed should not be accessed immediately after this register has been modified. Normal execution of an access immediately after register modification is not guaranteed.

19.6 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, this LSI changes to a mode depending on the MD pin settings and FWP pin setting, as shown in table 19.3.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

19.6.1 Boot Mode

Table 19.4 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 19.8, Flash Memory Programming/Erasing.
- 2. The SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity.
- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be pulled up on the board if necessary.
- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 19.5.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'FFFFD800 to H'FFFFFFFF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TxD pin is high. The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the mode (MD) pins. Boot mode is also cleared when a WDT overflow reset occurs.
- 8. Do not change the MD pin input levels in boot mode.
- 9. All interrupts are disabled during programming or erasing of the flash memory.

Table 19.4 Boot Mode Operation

Table 19.5 Peripheral Clock (Pφ**) Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible**

19.6.2 Programming/Erasing in User Program Mode

On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM or external memory. Figure 19.6 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 19.8, Flash Memory Programming/Erasing.

while a low level is being applied to the FWP pin, activate the watchdog timer in case of handling CPU runaways.

Figure 19.6 Programming/Erasing Flowchart Example in User Program Mode

RENESAS

Rev. 2.00, 09/04, page 562 of 720

19.7 Flash Memory Emulation in RAM

A setting in the RAM emulation register (RAMER) enables part of RAM to overlap with the flash memory area so that data to be written to flash memory can be emulated in RAM in real time. Emulation can be performed in user mode or user program mode. Figure 19.7 shows an example of emulation of real-time flash memory programming.

- 1. Set RAMER to overlap part of RAM with the area for which real-time programming is required.
- 2. Emulation is performed using the overlapped RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, thus releasing the RAM overlap.
- 4. The data written in the overlapped RAM is written into the flash memory area.

Figure 19.7 Flowchart for Flash Memory Emulation in RAM

Figure 19.8 shows a sample procedure for flash memory block area overlapping.

- 1. The RAM area to be overlapped is fixed at a 4-kbyte area in the range H'FFFFD000 to H'FFFFDFFF.
- 2. The flash memory area to be overlapped is selected by RAMER from a 4-kbyte area of the EB0 to EB7 blocks.
- 3. The overlapped RAM area can be accessed from both the flash memory addresses and RAM addresses.
- 4. When the RAMS bit in RAMER is set to 1, program/erase protection is enabled for all flash memory blocks (emulation protection). In this state, setting the P or E bit in FLMCR1 to 1 does not cause a transition to program mode or erase mode.
- 5. A RAM area cannot be erased by execution of software in accordance with the erase algorithm.
- 6. Block area EB0 contains the vector table. When performing RAM emulation, the vector table is needed in the overlapped RAM.

		This area can be accessed from both the flash memory addresses and RAM addresses.	
H'00000	EB ₀		
H'01000	EB1		
H'02000	EB ₂		
H'03000	EB ₃		
H'04000	EB4		
H'05000	EB ₅		
H'06000	EB6		
H'07000	EB7		
H'08000			
			H'FFFFD000
	Flash Memory		H'FFFFDFFF
	EB8 to EB11	On-chip RAM	
			H'FFFFFFFF
H'3FFFF			

Figure 19.8 Example of RAM Overlap Operation (RAM[2:0] = b'000)

19.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase the flash memory in onboard programming modes. Depending on the FLMCR1 and FLMCR2 settings, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 19.8.1, Program/Program-Verify Mode and section 19.8.2, Erase/Erase-Verify Mode, respectively.

19.8.1 Program/Program-Verify Mode

When writing data or programs to the flash memory, the program/program-verify flowchart shown in Figure 19.9 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128 byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation and additional programming data computation according to Figure 19.9.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Figure 19.9 shows the allowable programming time.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address to be read. Verify data can be read in longwords from the address to which a dummy write was performed.
- 8. The number of repetitions of the program/program-verify sequence to the same bit should not exceed the maximum number of programming (N).

Figure 19.9 Program/Program-Verify Flowchart

19.8.2 Erase/Erase-Verify Mode

When erasing flash memory, the erase/erase-verify flowchart shown in figure 19.10 should be followed.

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register 1 (EBR1) and the erase block register 2 (EBR2). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to the read address. Verify data can be read in longwords from the address to which a dummy write was performed.
- 6. If the read data is not erased successfully, set erase mode again, and repeat the erase/eraseverify sequence as before. The number of repetitions of the erase/erase-verify sequence should not exceed the maximum number of erasing (N).

19.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the $\overline{\text{NMI}}$ interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. An interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If an interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.

Figure 19.10 Erase/Erase-Verify Flowchart

Rev. 2.00, 09/04, page 568 of 720

19.9 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

19.9.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), erase block register 1 (EBR1), and erase block register 2 (EBR2) are initialized

19.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

19.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is forcibly aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling (excluding a reset) during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained, however program mode or erase mode is forcibly aborted at the point when the error is detected. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit settings are retained, and a transition can be made to verify mode. The error protection state can be cancelled by the power-on reset only.

Rev. 2.00, 09/04, page 570 of 720
19.10 PROM Programmer Mode

In PROM programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports the Renesas 256-kbyte flash memory on-chip MCU device type (FZTAT256V3A).

19.11 Notes on Use

• Setting module standby mode

For flash memory, this module can be disabled/enabled by the module standby control register. Flash memory operation is enabled for the initial value. Accessing flash memory is disabled by setting module standby mode. For more information, see section 24, Power-Down Modes.

19.12 Notes when Converting the F-ZTAT Versions to the Mask-ROM Versions

Please note the following when converting the F-ZTAT versions to the mask-ROM versions, with using the F-ZTAT application software.

In the mask-ROM version, addresses of the flash memory registers (see appendix A.1, Register Addresses (Order of Address)) return undefined value if read.

When the F-ZTAT application software is used in the mask-ROM versions, the FWP pin level cannot be determined. When converting the program, make sure the reprogramming (erasing/programming) part of the flash memory and the RAM emulation part not to be initiated.

In the mask-ROM versions, boot mode pin setting should not be performed.

Note: This difference applies to all the F-ZTAT versions and all the mask-ROM versions that have different ROM size.

19.13 Notes on Flash Memory Programming and Erasing

Precautions concerning the use of on-board programming mode, the RAM emulation function, and programmer mode are summarized below.

Use the specified voltages and timing for programming and erasing: Appling excessive voltage beyond the specification can permanently damage the device. Use an EPROM programmer that supports the Renesas' microcomputer device having on-chip 256-kbyte flash memory. Use only the specified socket adapter, otherwise a serious damage may occur.

Powering on and off (see figures 19.11 to 19.13): Do not apply a low level to the FWP pin until V_{cc} has been stabilized. Also, drive the FWP pin high before turning off V_{cc} . If V_{cc} is to be

RENESAS

Rev. 2.00, 09/04, page 571 of 720

applied or disconnected, fix the FWP pin level at V_{cc} and place the flash memory in the hardware protection state in advance.

Conditions for this power-on and power-off timing should also be applied in the event of a power failure and subsequent recovery.

FWP application/disconnection (see figures 19.11 to 19.13): If V_c is on or off while low level is applied to FWP pin, a voltage surge from low level on the RESET pin may cause unintentional programming or erasing of flash memory. Applying voltage to FWP should be carried out while MCU operation is in a stable condition. If MCU operation is not stable, fix the FWP pin high and set the protection state. The following points must be observed concerning FWP application and disconnection to prevent unintentional programming or erasing of flash memory:

- Apply voltage to FWP while the V_{cc} voltage is stable enough to satisfy the specification voltage range.
- In boot mode, apply voltage to FWP or disconnect it during a reset.
- Prior to applying voltage while FWP pin is in low level in boot mode, ensure that the RESET pin level is surely kept low despite the applying voltage is rising to V_{cc} . Note that in a case where ICs for reset are used, the voltage level of RESET pin can transiently exceed $1/2$ V_{cc} while V_{cc} is rising.
- In user program mode, FWP can be switched between high and low level regardless of the reset state. FWP input can also be switched during execution of a program in flash memory.
- Apply voltage to FWP while programs are not running away.
- Disconnect FWP only when the SWE, ESU, PSU, EV, PV, P, and E bits in FLMCR1 are cleared. Make sure that the SWE, ESU, PSU, EV, PV, P, and E bits are not set by mistake when applying voltage to FWP pin or disconnecting.

Do not apply a constant low level to the FWP pin: If a program runs away while low level is applied to FWP pin, incorrect programming or erasing may occur. Apply a low level to the FWP pin only when programming or erasing flash memory. Avoid creating a system configuration in which a low level is constantly applied to the FWP pin. Also, while a low level is applied to the FWP pin, the watchdog timer should be activated to prevent excess programming or excess erasing due to program runaway, etc.

Use the recommended algorithm when programming and erasing flash memory: The recommended algorithm enables programming and erasing to be carried out without subjecting the device to voltage stress or sacrificing program data reliability. When setting the P or E bit in FLMCR1, the watchdog timer should be set beforehand as a precaution against program runaway, etc.

Rev. 2.00, 09/04, page 572 of 720 **Do not set or clear the SWE bit during execution of a program in flash memory:** Wait for at least 100 µs after clearing the SWE bit before executing a program or reading data in flash memory. When the SWE bit is set, data in flash memory can be rewritten. Access flash memory only for verify operations (verification during programming/erasing). Also, do not clear the SWE

bit during programming, erasing, or verifying. Similarly, when using the RAM emulation function while a low level is being input to the FWP pin, the SWE bit must be cleared before executing a program or reading data in flash memory. However, the RAM area overlapping flash memory space can be read and written to regardless of whether the SWE bit is set or cleared.

Do not use interrupts while flash memory is being programmed or erased: All interrupt requests, including NMI, should be disabled during FWP application to give priority to program/erase operations.

Do not perform additional programming. Erase the memory before reprogramming: In onboard programming, perform only one programming operation on a 128-byte programming unit block. In programmer mode, too, perform only one programming operation on a 128-byte programming unit block. Programming should be carried out with the entire programming unit block erased.

Before programming, check that the chip is correctly mounted in the EPROM programmer: Overcurrent damage to the device can result if the index marks on the EPROM programmer socket, socket adapter, and chip are not correctly aligned.

Do not touch the socket adapter or chip during programming: Casual contact with either of these by hand or something while programming can generate a transient noise on the FWP and RESET pins or cause incorrect programming or erasing due to bad electrical contact.

Reset the flash memory before turning on the power: If V_{cr} is applied to the RESET pin while in high state, mode signals are not correctly downloaded, causing MCU's runaway. In a case where FWP pin is in low state, incorrect programming or erasing can occur.

Apply the reset signal while SWE is low to reset the flash memory during its operation: The reset signal is applied at least 100 µs after the SWE bit has been cleard.

Comply with power-on procedure designated by the programmer maker: When executing an on-board writing with a programmer, incorrect programming or erasing may occur unless the power-on procedure designated by the programmer makers is applied.

RENESAS

Rev. 2.00, 09/04, page 573 of 720

Figure 19.11 Power-On/Off Timing (Boot Mode)

Figure 19.12 Power-On/Off Timing (User Program Mode)

Figure 19.13 Mode Transition Timing (Example: Boot Mode → **User Mode** →**User Program Mode)**

Section 20 Mask ROM

This LSI is available with 128 kbytes of on-chip ROM. The on-chip ROM is connected to the CPU and data transfer controller (DTC) through a 32-bit data bus (figures 20.1). The CPU and DTC can access the on-chip ROM in 8, 16 and 32-bit widths. Data in the on-chip ROM can always be accessed in one cycle.

Figure 20.1 Mask ROM Block Diagram

The operating mode determines whether the on-chip ROM is valid or not. The operating mode is selected using mode-setting pins FWP and MD3 to MD0 as shown in table 3.1. If you are using the on-chip ROM, select mode 2 or mode 3; if you are not, select mode 0 or mode 1. The on-chip ROM is allocated to addresses H'00000000 to H'0001FFFF.

20.1 Notes on Use

Setting module standby mode

For mask ROM, this module can be disabled/enabled by the module standby control register. Mask ROM operation is enabled for the initial value. Accessing mask ROM is disabled by setting module standby mode. For more information, see section 24, Power-Down Modes.

Rev. 2.00, 09/04, page 578 of 720

Section 21 RAM

The SH7047 group has an on-chip high-speed static RAM. The on-chip RAM is connected to the CPU, data transfer controller (DTC), and advanced user debugger (AUD) by a 32-bit data bus, enabling 8, 16, or 32-bit width access to data in the on-chip RAM. Data in the on-chip RAM can always be accessed in one cycle, providing high-speed access that makes this RAM ideal for use as a program area, stack area, or data area. The contents of the on-chip RAM are retained in both sleep and software standby modes.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control register (SYSCR). For details on the system control register (SYSCR), refer to section 24.2.2, System Control Register (SYSCR).

21.1 Usage Note

• Module Standby Mode Setting

RAM can be enabled/disabled by the module standby control register. The initial value enables RAM operation. RAM access is disabled by setting the module standby mode. For details, see section 24, Power-Down Modes.

Rev. 2.00, 09/04, page 580 of 720

Section 22 High-Performance User Debugging Interface (H-UDI)

22.1 Overview

The High-performance user debugging interface (H-UDI) provides data transfer and interrupt request functions. The H-UDI performs serial transfer by means of external signal control.

22.1.1 Features

The H-UDI has the following features:

- Five test signals (TCK, TDI, TDO, TMS, and TRST)
- TAP controller
- Two instructions
	- Bypass mode

Test mode conforming to IEEE 1149.1

H-UDI interrupt

H-UDI interrupt request to INTC

Note: This LSI does not support test modes other than the bypass mode.

22.1.2 Block Diagram

Figure 22.1 H-UDI Block Diagram

22.2 Input/Output Pins

Table 22.1 shows the H-UDI pin configuration.

Table 22.1 H-UDI Pins

22.3 Register Description

The H-UDI has the following registers. For the register addresses and register states in each operating mode, refer to appendix A, Internal I/O Register.

- Instruction register (SDIR)
- Status register (SDSR)
- Data register H (SDDRH)
- Data register L (SDDRL)
- Bypass register (SDBPR)

Instructions and data can be input to the instruction register (SDIR) and data register (SDDR) by serial transfer from the test data input pin (TDI). Data from the status register (SDSR), and SDDR can be output via the test data output pin (TDO). The bypass register (SDBPR) is a one-bit register

Rev. 2.00, 09/04, page 583 of 720

that is connected to TDI and TDO in bypass mode. Except for SDBPR, all the registers can be accessed by the CPU.

Table 22.2 shows the kinds of serial transfer that can be used with each of the H-UDI's registers.

Register	Serial Input	Serial Output
SDIR	Possible	Not possible
SDSR	Not possible	Possible
SDDRH	Possible	Possible
SDDRL	Possible	Possible
SDBPR	Possible	Possible

Table 22.2 Serial Transfer Characteristics of H-UDI Registers

22.3.1 Instruction Register (SDIR)

The instruction register (SDIR) is a 16-bit register that can be read, but not written to, by the CPU. H-UDI instructions can be transferred to SDIR by serial input from TDI. SDIR can be initialized by the TRST signal, but is not initialized in software standby mode.

Instructions transferred to SDIR must be 4 bits in length. If an instruction exceeding 4 bits is input, the last 4 bits of the serial data will be stored in SDIR.

Note: X: Don't care

22.3.2 Status Register (SDSR)

The status register (SDSR) is a 16-bit register that can be read and written to by the CPU. The SDSR value can be output from TDO, but serial data cannot be written to SDSR via TDI. The SDTRF bit is output by means of a one-bit shift. In a two-bit shift, the SDTRF bit is output first, followed by a reserved bit.

SDSR is initialized by TRST signal input, but is not initialized in software standby mode.

22.3.3 Data Register (SDDR)

The data register (SDDR) comprises data register H (SDDRH) and data register L (SDDRL).

SDDRH and SDDRL are 16-bit registers that can be read and written to by the CPU. SDDR is connected to TDO and TDI for serial data transfer to and from an external device.

32-bit data is input and output in serial data transfer. If data exceeding 32 bits is input, only the last 32 bits will be stored in SDDR. Serial data is input starting with the MSB of SDDR (bit 15 of SDDRH), and output starting with the LSB (bit 0 of SDDRL).

SDDR is not initialized by a reset, in hardware or software standby mode, or by the TRST signal.

The initial value of SDDR is undefined.

22.3.4 Bypass Register (SDBPR)

The bypass register (SDBPR) is a one-bit shift register. In bypass mode, SDBPR is connected to TDI and TDO, and this LSI is bypassed in a board test. SDBPR cannot be read or written to by the CPU.

22.4 Operation

22.4.1 H-UDI Interrupt

When an H-UDI interrupt instruction is transferred to SDIR via TDI, an interrupt is generated. Data transfer can be controlled by means of the H-UDI interrupt service routine. Transfer can be performed by means of SDDR.

Control of data input/output between an external device and the H-UDI is performed by monitoring the SDTRF bit in SDSR externally and internally. Internal SDTRF bit monitoring is carried out by having SDSR read by the CPU.

The H-UDI interrupt and serial transfer procedure is as follows.

- 1. An instruction is input to SDIR by serial transfer, and an H-UDI interrupt request is generated.
- 2. After the H-UDI interrupt request is issued, the SDTRF bit in SDSR is monitored externally. After output of SDTRF = 1 from TDO is observed, serial data is transferred to SDDR.
- 3. On completion of the serial transfer to SDDR, the SDTRF bit is cleared to 0, and SDDR can be accessed by the CPU. After SDDR has been accessed, SDDR serial transfer is enabled by setting the SDTRF bit in SDSR to 1.
- 4. Serial data transfer between an external device and the H-UDI can be carried out by constantly monitoring the SDTRF bit in SDSR externally and internally.

Figures 22.2, 22.3, and 22.4 show the timing of data transfer between an external device and the H-UDI.

- $SDTRF = 0$
	- End of SDDR shift access in serial transfer
- *2 SDSR/SDDR (Update-DR state) internal MUX switchover timing
	- Switchover from SDSR to SDDR: On completion of serial transfer in which SDTRF = 1 is output from TDO
	- Switchover from SDDR to SDSR: On completion of serial transfer to SDDR

Figure 22.2 Data Input/Output Timing Chart (1)

Figure 22.3 Data Input/Output Timing Chart (2)

Figure 22.4 Data Input/Output Timing Chart (3)

22.4.2 Bypass Mode

Bypass mode can be used to bypass this LSI in a boundary-scan test. Bypass mode is entered by transferring B'1111 to SDIR. In bypass mode, SDBPR is connected to TDI and TDO.

22.4.3 H-UDI Reset

The H-UDI can be reset as follows.

- By holding the $\overline{\text{TRST}}$ signal at 0
- When $\overline{\text{TRST}} = 1$, by inputting at least five TCK clock cycles while TMS = 1
- By entering hardware standby mode
- By setting the pin function controller (PFC) not for the H-UDI

22.5 Usage Notes

- The registers are not initialized in software standby mode. If TRST is set to 0 in software standby mode, bypass mode will be entered.
- The frequency of TCK must be lower than that of the peripheral module clock $(P\phi)$. For details, see section 25, Electrical Characteristics.
- In serial data transfer, data input/output starts with the LSB. Figure 22.5 shows serial data input/output.
- If the H-UDI serial transfer sequence is disrupted, a TRST reset must be executed. Transfer should then be retried, regardless of the transfer operation.
- The TDO output timing is from the rise of TCK.
- In the Shift-IR state, the lower 2 bits of the output data from TDO (the IR status word) may not always be 01.
- If more than 32 bits are serially transferred, serial data exceeding 32 bits output from TDO should be ignored.
- Ensure that the TDI pin is not in the high-impedance state.

Figure 22.5 Serial Data Input/Output

Rev. 2.00, 09/04, page 592 of 720

Section 23 Advanced User Debugger (AUD)

23.1 Overview

This LSI has an on-chip advanced user debugger (AUD). Use of the AUD simplifies the construction of a simple emulator, with functions such as acquisition of branch trace data and monitoring/tuning of on-chip RAM data.

23.1.1 Features

The AUD has the following features:

- Eight input/output pins
	- Data bus (AUDATA3 to AUDATA0)
	- AUD reset (AUDRST)
	- AUD sync signal (AUDSYNC)
	- AUD clock (AUDCK)
	- AUD mode (AUDMD)
- Two modes
	- Branch trace mode
	- RAM monitor mode

23.1.2 Block Diagram

Figure 23.1 shows a block diagram of the AUD.

Figure 23.1 AUD Block Diagram

23.2 Pin Configuration

Table 23.1 shows the AUD's input/output pins.

Table 23.1 AUD Pins

23.2.1 Pin Descriptions

Pins Used in Both Modes

Rev. 2.00, 09/04, page 595 of 720

Pin Functions in Branch Trace Mode

Pin Functions in RAM Monitor Mode

23.3 Branch Trace Mode

23.3.1 Overview

In this mode, the branch destination address is output when a branch occurs in the user program. Branches may be caused by branch instruction execution or interrupt/exception processing, but no distinction is made between the two in this mode.

23.3.2 Operation

Operation starts in branch trace mode when AUDRST is asserted, AUDMD is driven low, then AUDRST is negated.

Figure 23.2 shows an example of data output.

While the user program is being executed without branches, the AUDATA pins constantly output 0011 in synchronization with AUDCK.

When a branch occurs, after execution starts at the branch destination address in the PC, the previous fully output address (i.e. for which output was not interrupted by the occurrence of another branch) is compared with the current branch address, and depending on the result, AUDSYNC is asserted and the branch destination address is output after 1-clock output of 1000 (in the case of 4-bit output), 1001 (8-bit output), 1010 (16-bit output), or 1011 (32-bit output) from the AUDATA pins. The initial value of the compared address is H'00000000.

On completion of the cycle in which the address is output, AUDSYNC is negated and 0011 is simultaneously output from the AUDATA pins.

If another branch occurs during branch destination address output, the later branch has priority for output. In this case, AUDSYNC is negated and the AUDATA pins output the address after outputting 10xx again (figure 23.3 shows an example of the output when consecutive branches

RENESAS

Rev. 2.00, 09/04, page 597 of 720

occur). Note that the compared address is the previous fully output address, and not an interrupted address (since the upper address of an interrupted address will be unknown).

The interval from the start of execution at the branch destination address in the PC until the AUDATA pins output 10xx is 1.5 or 2 AUDCK cycles.

Figure 23.2 Example of Data Output (32-Bit Output)

Figure 23.3 Example of Output in Case of Successive Branches

23.4 RAM Monitor Mode

23.4.1 Overview

In this mode, all the modules connected to this LSI's internal or external bus can be read and written to, allowing RAM monitoring and tuning to be carried out.

When an address is written to AUDATA externally, the data corresponding to that address is output. If an address and data are written to AUDATA, the data is transferred to the address.

Rev. 2.00, 09/04, page 598 of 720

23.4.2 Communication Protocol

The AUD latches the AUDATA input when AUDSYNC is asserted. The following AUDATA input format should be used.

Figure 23.4 AUDATA Input Format

23.4.3 Operation

Operation starts in RAM monitor mode when AUDRST is asserted, AUDMD is driven high, then AUDRST is negated.

Figure 23.5 shows an example of a read operation, and figure 23.6 an example of a write operation.

When $\overline{AUDSYNC}$ is asserted, input from the AUDATA pins begins. When a command, address, or data (writing only) is input in the format shown in figure 23.4, execution of read/write access to the specified address is started. During internal execution, the AUD returns Not Ready (0000). When execution is completed, the Ready flag (0001) is returned (figures 23.5 and 23.6). Table 23.2 shows the Ready flag format.

In a read, data of the specified size is output when AUDSYNC is negated following detection of this flag (figure 23.5).

If a command other than the above is input in DIR, the AUD treats this as a command error, disables processing, and sets bit 1 in the Ready flag to 1. If a read/write operation initiated by the command specified in DIR causes a bus error, the AUD disables processing and sets bit 2 in the Ready flag to 1 (figure 23.7).

RENESAS

Rev. 2.00, 09/04, page 599 of 720

Bus error conditions are shown below.

- 1. Word access to address 4n+1 or 4n+3
- 2. Longword access to address 4n+1, 4n+2, or 4n+3
- 3. Longword access to on-chip I/O 8-bit area
- 4. Access the HCAN2 area in longwords
- 5. Access to external area in single-chip mode

Table 23.2 Ready Flag Format

Figure 23.5 Example of Read Operation (Byte Read)

Figure 23.6 Example of Write Operation (Longword Write)

Figure 23.7 Example of Error Occurrence (Longword Read)

23.5 Usage Notes

23.5.1 Initialization

The debugger's internal buffers and processing states are initialized in the following cases:

- 1. In a power-on reset
- 2. In hardware standby mode
- 3. When AUDRST is driven low
- 4. When the AUDSRST bit in the SYSCR register is cleared to 0 (see section 24.2.2)
- 5. When the MSTP3 bit in the MSTCR2 register is set to 1 (see section 24.2.3)

23.5.2 Operation in Software Standby Mode

The debugger is not initialized in software standby mode. However, since this LSI's internal operation halts in software standby mode:

1. When AUDMD is high (RAM monitor mode), Ready is not returned (Not Ready continues to be returned).

However, when operating on an external input clock, the protocol continues.

2. When AUDMD is low (branch trace mode), operation stops. However, operation continues when software standby is released.

23.5.3 Setting the PA15/CK/POE6**/**TRST**/**BACK **pin**

There is a debugging tool for generating the AUDCK signal from the CK signal. See the manual of the debugging tool to set the pin function controller (PFC).

23.5.4 Pin States

1. HSTBY/module standby AUDMD Z

 (2) AUDMD = low: High-level Output

RENESAS

Rev. 2.00, 09/04, page 601 of 720

23.5.5 AUD Activation Procedures

The following procedures should be followed.

- 1. Select the AUD as a pin function by specifying the PFC.
- 2. Input the clock signal to the AUDCK pin for three cycles at the minimum keeping the AUDRST pin low.
- 3. Set the AUD reset bit (AUDSRST) in SYSCR to cancel the AUD reset.

Setting the AUDRST pin to the low level and inputting the clock signal to the AUDCK pin can be done before selection of the AUD as a pin function.

Section 24 Power-Down Modes

In addition to the normal program execution state, this LSI has four power-down modes in which operation of the CPU and oscillator is halted and power dissipation is reduced. Low-power operation can be achieved by individually controlling the CPU, on-chip peripheral functions, and so on.

This LSI's power-down modes are as follows:

- Sleep mode
- Software standby mode
- Hardware standby mode
- Module standby mode

Sleep mode indicates the state of the CPU, and module standby mode indicates the state of the onchip peripheral function (including the bus master other than the CPU). Some of these states can be combined.

After a reset, the LSI is in normal-operation mode.

Table 24.1 lists internal operation states in each mode.

Table 24.1 Internal Operation States in Each Mode

Notes: 1. "Halted (retained)" means that the operation of the internal state is suspended, although internal register values are retained.

2. "Halted (reset)" means that internal register values and internal state are initialized.

 3. In module standby mode, only modules for which a stop setting has been made are halted (reset or retained).

 4. There are two types of on-chip peripheral module registers; ones which are initialized in software standby mode and module standby mode, and those not initialized those modes. For details, refer to appendix A.3, Register States in Each Operating Mode.

 5. The port high-impedance bit (HIZ) in SBYCR sets the state of the I/O port in software standby mode. For details on the setting, refer to section 24.2.1, Standby Control Register (SBYCR). For the state of pins, refer to appendix B, Pin States.

Figure 24.1 Mode Transition Diagram

RENESAS

Rev. 2.00, 09/04, page 605 of 720

24.1 Input/Output Pins

Table 24.2 lists the pins relating to power-down mode.

Table 24.2 Pin Configuration

24.2 Register Descriptions

Registers related to power down modes are shown below. For details on register addresses and register states during each process, refer to appendix A, Internal I/O Register.

- Standby control register (SBYCR)
- System control register (SYSCR)
- Module standby control register 1 (MSTCR1)
- Module standby control register 2 (MSTCR2)

24.2.1 Standby Control Register (SBYCR)

Bit Bit Name Initial Value R/W Description 7 SSBY 0 R/W Software Standby This bit specifies the transition mode after executing the SLEEP instruction. 0: Shifts to sleep mode after the SLEEP instruction has been executed 1: Shifts to software standby mode after the SLEEP instruction has been executed This bit cannot be set to 1 when the watchdog timer (WDT) is operating (when the TME bit in TCSR of the WDT is set to 1). When transferring to software standby mode, clear the TME bit to 0, stop the WDT, then set the SSBY bit to 1. 6 HIZ 0 R/W Port High-Impedance In software standby mode, this bit selects whether the pin state of the I/O port is retained or changed to highimpedance. 0: In software standby mode, the pin state is retained. 1: In software standby mode, the pin state is changed to high-impedance. The HIZ bit cannot be set to 1 when the TEM bit in TCSR of the WDT is set to 1. When changing the pin state of the I/O port to highimpedance, clear the TEM bit to 0, then set the HIZ bit to 1. 5 0 R Reserved This bit is always read as 0, and should always be written with 0. 4 to 1 All 1 R Reserved These bits are always read as 1, and should always be written with 1 0 IRQEL 1 R/W IRQ3 to IRQ0 Enable IRQ interrupts are enabled to clear software standby mode. 0: Software standby mode is cleared. 1: Software standby mode is not cleared.

SBYCR is an 8-bit readable/writable register that performs software standby mode control.

Rev. 2.00, 09/04, page 607 of 720

24.2.2 System Control Register (SYSCR)

SYSCR is an 8-bit readable/writable register that performs AUD software reset control and enables/disables the access to the on-chip RAM.

24.2.3 Module Standby Control Register 1 and 2 (MSTCR1 and MSTCR2)

MSTCR, comprising two 16-bit readable/writable registers, performs module standby mode control. Setting a bit to 1, the corresponding module enters module standby mode, while clearing the bit to 0 clears the module standby mode.

MSTCR1

MSTCR2

read and written, AUD and H-UDI are always operated regardless of set values.

24.3 Operation

24.3.1 Sleep Mode

Transition to Sleep Mode: If SLEEP instruction is executed while the SSBY bit in SBYCR = 0, the CPU enters sleep mode. In sleep mode, CPU operation stops, however the contents of the CPU's internal registers are retained. Peripheral functions except the CPU do not stop.

In sleep mode, data should not be accessed by the DTC or AUD.

Clearing Sleep Mode: Sleep mode is cleared by the conditions below.

• Clearing by the power-on reset

When the RES pin is driven low, the CPU enters the reset state. When the RES pin is driven high after the elapse of the specified reset input period, the CPU starts the reset exception handling.

When an internal Power-on reset by WDT occurs, sleep mode is also cleared.

- Clearing by the manual reset When the MRES pin is driven low while the RES pin is high, the CPU shifts to the manual reset state and thus sleep mode is cleared. When an internal manual reset by WDT occurs, sleep mode is also cleared.
- Clearing by the \overline{HSTBY} pin When the \overline{HSTBY} pin is driven low, the CPU shifts to hardware standby mode.

24.3.2 Software Standby Mode

Transition to Software Standby Mode: A transition is made to software standby mode if the SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1. In this mode, the CPU, on-chip peripheral functions, and the oscillator, all stop.

However, the contents of the CPU's internal registers and on-chip RAM data are retained as long as the specified voltage is supplied. There are two types of on-chip peripheral module registers; ones which are initialized by software standby mode, and those not initialized by that mode. For details, refer to appendix A.3, Register States in Each Operating Mode. The port high-impedance bit (HIZ) in SBYCR sets the state of the I/O port either to "retained" or "high-impedance". For the state of pins, refer to appendix B, Pin States. In software standby mode, the oscillator stops and thus power consumption is significantly reduced.

Clearing Software Standby Mode: Software standby mode is cleared by the condition below.

• Clearing by the NMI interrupt input

When the falling edge or rising edge of the NMI pin (selected by the NMI edge select bit (NMIE) in ICR1 of the interrupt controller (INTC)) is detected, clock oscillation is started. This clock pulse is supplied only to the watchdog timer (WDT).

After the elapse of the time set in the clock select bits (CKS2 to CKS0) in TCSR of the WDT before the transition to software standby mode, the WDT overflow occurs. Since this overflow indicates that the clock has been stabilized, clock pulse will be supplied to the entire chip after this overflow. Software standby mode is thus cleared and the NMI exception handling is started.

When clearing software standby mode by the NMI interrupt, set CKS2 to CKS0 bits so that the WDT overflow period will be longer than the oscillation stabilization time.

When software standby mode is cleared by the falling edge of the NMI pin, the NMI pin should be high when the CPU enters software standby mode (when the clock pulse stops) and should be low when the CPU returns from standby mode (when the clock is initiated after the oscillation stabilization). When software standby mode is cleared by the rising edge of the NMI pin, the NMI pin should be low when the CPU enters software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock is initiated after the oscillation stabilization).

• Clearing by the $\overline{\text{RES}}$ pin

When the \overline{RES} pin is driven low, clock oscillation is started. At the same time as clock oscillation is started, clock pulse is supplied to the entire chip. Ensure that the RES pin is held low until clock oscillation stabilizes. When the RES pin is driven high, the CPU starts the reset exception handling.

• Clearing by the IRQ interrupt input

When the IRQEL bit in the standby control register (SBYCR) is set to 1 and when the falling edge or rising edge of the IRQ pin (selected by the IRQ3S to IRQ0S bits in ICR1 of the interrupt controller (INTC) and the IRQ3ES[1:0] to IRQ0ES[1:0] bits in ICR2) is detected, clock oscillation is started.* This clock pulse is supplied only to the watchdog timer (WDT). The IRQ interrupt priority level should be higher than the interrupt mask level set in the status register (SR) of the CPU before the transition to software standby mode.

After the elapse of the time set in the clock select bits (CKS2 to CKS0) in TCSR of the WDT before the transition to software standby mode, the WDT overflow occurs. Since this overflow indicates that the clock has been stabilized, clock pulse will be supplied to the entire chip after this overflow. Software standby mode is thus cleared and the IRQ exception handling is started.

When clearing software standby mode by the IRQ interrupt, set CKS2 to CKS0 bits so that the WDT overflow period will be longer than the oscillation stabilization time.

Rev. 2.00, 09/04, page 612 of 720

When software standby mode is cleared by the falling edge or both edges of the IRQ pin, the IRQ pin should be high when the CPU enters software standby mode (when the clock pulse stops) and should be low when the CPU returns from software standby mode (when the clock is initiated after the oscillation stabilization). When software standby mode is cleared by the rising edge of the \overline{IRO} pin, the \overline{IRO} pin should be low when the CPU enters software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock is initiated after the oscillation stabilization).

- Note: * When the IRQ pin is set to falling-edge detection or both-edge detection, clock oscillation starts at falling-edge detection. When the IRQ pin is set to rising-edge detection, clock oscillation starts at rising-edge detection. Do not set the \overline{IRQ} pin to low-level detection.
- Clearing by the $\overline{\text{HSTBY}}$ pin When the $\overline{\text{HSTBY}}$ pin is driven low, the CPU shifts to hardware standby mode.

Software Standby Mode Application Example: Figure 24.2 shows an example in which a transition is made to software standby mode at the falling edge of the NMI pin, and software standby mode is cleared at a rising edge of the NMI pin.

In this example, when the NMI pin is driven low while the NMI edge select bit (NMIE) in ICR1 is 0 (falling edge detection), an NMI interrupt is accepted. Then, the NMIE bit is set to 1 (rising edge detection) in the NMI exception service routine, the SSBY bit in SBYCR is set to 1, and a SLEEP instruction is executed to transfer to software standby mode.

Software standby mode is cleared by driving the NMI pin from low to high.

Figure 24.2 NMI Timing in Software Standby Mode

24.3.3 Hardware Standby Mode

Transition to Hardware Standby Mode: When the HSTBY pin is driven low, a transition is made to hardware standby mode from any mode.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power consumption. As long as the specified voltage is supplied, on-chip RAM data is retained.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the HSTBY pin low.

Do not change the state of the mode pins (MD3 to MD0) while the CPU is in hardware standby mode.

Clearing Hardware Standby Mode: Hardware standby mode is cleared by means of the HSTBY pin and the RES pin. When the HSTBY pin is driven high while the RES pin is low, the reset state is set and clock oscillation is started. Ensure that the \overline{RES} pin is held low until the clock oscillation stabilizes. When the RES pin is then driven high, a transition is made to the program execution state via the power-on reset exception handling state.

Rev. 2.00, 09/04, page 614 of 720 **Hardware Standby Mode Timing:** Figure 24.3 shows a transition-timing example to hardware standby mode.

In this example, the \overline{HSTBY} pin is driven low, then the transition to hardware standby mode is made. Hardware standby mode is cleared when the HSTBY pin is driven high and then the RES pin is driven high after the elapse of the oscillation stabilization time of the clock pulse.

Figure 24.3 Transition Timing to Hardware Standby Mode

24.3.4 Module Standby Mode

Module standby mode can be set for individual on-chip peripheral functions.

When the corresponding MSTP bit in MSTCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module standby mode. The CPU continues operating independently.

When the corresponding MSTP bit is cleared to 0, module standby mode is cleared and the module starts operating at the end of the bus cycle. In module standby mode, the internal states of modules are initialized.

After reset clearing, the SCI, MTU, MMT, CMT, and A/D converter are in module standby mode.

When an on-chip supporting module is in module standby mode, read/write access to its registers is disabled.

24.4 Usage Notes

24.4.1 I/O Port Status

When a transition is mode to software standby mode while the port high-impedance bit (HIZ) in SBYCR is 0, I/O port states are retained. Therefore, there is no reduction in current consumption for the output current when a high-level signal is output.

Rev. 2.00, 09/04, page 615 of 720

24.4.2 Current Consumption during Oscillation Stabilization Wait Period

Current consumption increases during the oscillation stabilization wait period.

24.4.3 On-Chip Peripheral Module Interrupt

Relevant interrupt operations cannot be performed in module standby mode. Consequently, if the CPU enters module standby mode while an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source.

Interrupts should therefore be disabled before entering module standby mode.

24.4.4 Writing to MSTCR1 and MSTCR2

MSTCR1 and MSTCR2 should only be written to by the CPU.

24.4.5 Handling of HSTBY **Pin**

Power should not be supplied while the $\overline{\text{HSTBY}}$ pin is at the low level. To enter hardware standby mode, the HSTBY pin can be set to the low level when the oscillation stabilization time has elapsed after power supply.

24.4.6 Electromagnetic Interference on HSTBY **Pin**

The HSTBY signal controls start and stop for all functions of this LSI, including the clock pulse generator. Therefore, please keep in mind that electromagnetic interference on the HSTBY pin causes malfunction of this LSI.

If using the hardware standby function of this LSI which is exposed to the environment in which lots of electromagnetic interference sources exist, connecting a noise filter such as an R-C circuit shown in figure 24.4 to the HSTBY pin is recommended.

Rev. 2.00, 09/04, page 616 of 720 **Figure 24.4 Example of External Circuit Connected to** HSTBY **Pin**

24.4.7 DTC or AUD operation in Sleep Mode

In sleep mode, data should not be accessed by the DTC or AUD.

Rev. 2.00, 09/04, page 617 of 720

Rev. 2.00, 09/04, page 618 of 720

Section 25 Electrical Characteristics

25.1 Absolute Maximum Ratings

Table 25.1 shows the absolute maximum ratings.

Table 25.1 Absolute Maximum Ratings

 Operating the LSI in excess of the absolute maximum ratings may result in permanent damage.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

25.2 DC Characteristics

Table 25.2 DC Characteristics

Conditions: $V_{cc} = 4.5$ to 5.5 V, $AV_{cc} = 4.5$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0$ V, $T_a = -20$ °C to +75°C (Standard product)^{*1}, $T_a = -40$ °C to +85°C (Wide temperature-range product) $*^1$.

[Operating precautions]

1. When the A/D converter is not used, do not leave the AV_{cc} , and AV_{ss} pins open.

Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

2. The current consumption is measured when V_{H} min = V_{cc} – 0.5 V, V_{L} = 0.5 V, with all output pins unloaded.

Table 25.3 Permitted Output Current Values

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)^{*1}, $T_a = -40$ °C to +85°C (Wide temperature-range product)*¹.

[Operating precautions]

To assure LSI reliability, do not exceed the output values listed in this table.

- Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.
	- 2. I_{o} = 15 mA (max) about the pins PE9, PE11 to PE21. However, three pins at most are permitted to have simultaneously I_{α} > 2.0 mA among these pins.

25.3 AC Characteristics

25.3.1 Test Conditions for the AC Characteristics

Input reference levels high level: V_{IH} minimum value, low level: V_{IL} maximum value
Output reference levels high level: 2.0 V, low level: 0.8 V high level: 2.0 V, low level: 0.8 V

Figure 25.1 Output Load Circuit

25.3.2 Clock Timing

Table 25.4 shows the clock timing.

Table 25.4 Clock Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.2 System Clock Timing

Figure 25.3 EXTAL Clock Input Timing

Figure 25.4 Oscillation Settling Time

25.3.3 Control Signal Timing

Table 25.5 shows control signal timing.

Table 25.5 Control Signal Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)^{*1}, $T_a = -40$ °C to +85°C (Wide temperature-range product)*¹.

Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

2. The RES, MRES, NMI and IRQ3 to IRQ0 signals are asynchronous inputs, but when the setup times shown here are observed, the signals are considered to have been changed at clock rise $(RES, MRES)$ or fall (NMI) and $\overline{IRQ3}$ to $\overline{IRQ0}$. If the setup times are not observed, the recognition of these signals may be delayed until the next clock rise or fall.

Figure 25.5 Reset Input Timing

Figure 25.6 Reset Input Timing

Figure 25.8 Interrupt Signal Output Timing

Rev. 2.00, 09/04, page 628 of 720

25.3.4 Bus Timing

Table 25.6 shows bus timing.

Table 25.6 Bus Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*¹, T_a = -40°C to +85°C (Wide temperature-range product) $*^1$.

Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

- 2. n is the number of wait cycles.
- 3. At the \overline{CS} assert period extension, $t_{\rm cyc} \times (3 + n)$ 35.
- 4. At the $\overline{\text{CS}}$ assert period extension, t_{cyc} .
- 5. At the $\overline{\text{CS}}$ assert period extension, 5 + t_{cyc} .

Rev. 2.00, 09/04, page 629 of 720

Figure 25.10 Basic Cycle (No Waits)

Figure 25.11 Basic Cycle (One Software Wait)

Rev. 2.00, 09/04, page 631 of 720

Figure 25.12 Basic Cycle (Two Software Waits + Waits by WAIT Signal)

25.3.5 Multi-Function Timer Pulse Unit (MTU)Timing

Table 25.7 shows Multi-Function timer pulse unit timing.

Table 25.7 Multi-Function Timer Pulse Unit Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.13 MTU Input/Output timing

Figure 25.14 MTU Clock Input Timing

Rev. 2.00, 09/04, page 633 of 720

25.3.6 I/O Port Timing

Table 25.8 shows I/O port timing.

Table 25.8 I/O Port Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*.

[Operating precautions]

The port input signals are asynchronous. They are, however, considered to have been changed at CK clock falling edge with two-state intervals shown in figure 25.15. If the setup times shown here are not observed, recognition may be delayed until the clock falling two states after that timing.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.15 I/O Port Input/Output timing

25.3.7 Watchdog Timer (WDT)Timing

Table 25.9 shows watchdog timer timing.

Table 25.9 Watchdog Timer Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.16 WDT Timing

25.3.8 Serial Communication Interface (SCI)Timing

Table 25.10 shows serial communication interface timing.

Table 25.10 Serial Communication Interface Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

[Operating precautions]

The inputs and outputs are asynchronous in asynchronous mode, but as shown in figure 25.17, the received data is considered to have been changed at CK clock rise (two-clock intervals). The transmit signals change with a reference of CK clock rise (two-clock intervals).

Figure 25.17 SCI Input Timing

Figure 25.18 SCI Input/Output Timing

25.3.9 Motor Management Timer (MMT) Timing

Table 25.11 Motor Management Timer Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.19 MMT Input/Output Timing

25.3.10 Port Output Enable (POE) Timing

Table 25.12 Port Output Enable Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.20 POE Input/Output Timing

25.3.11 HCAN2 Timing

Table 25.13 shows HCAN2 timing.

Table 25.13 HCAN2 Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*

[Operating precautions]

 The HCAN2 input signals are asynchronous, but considered to have been changed at CK clock rise (two-clock intervals) shown in figure 25.21. The HCAN2 output signals are asynchronous, but they change with a reference of CK clock rise (two-clock intervals) shown in figure 25.21.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.21 HCAN2 Input/Output timing

25.3.12 A/D Converter Timing

Table 25.14 shows A/D converter timing.

Table 25.14 A/D Converter Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.22 External Trigger Input Timing

25.3.13 H-UDI Timing

Table 25.15 shows H-UDI timing.

Table 25.15 H-UDI Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)^{*1}, $T_a = -40$ °C to +85°C (Wide temperature-range $product)*1$

Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

2. Must not be lower than 2 t_{cyc} .

Figure 25.23 H-UDI Clock Timing

Figure 25.25 H-UDI Input/Output Timing

25.3.14 AUD Timing

Table 25.16 shows AUD timing.

Table 25.16 AUD Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.27 Branch Trace Timing

Rev. 2.00, 09/04, page 645 of 720

25.3.15 UBC Trigger Timing

Table 25.17 shows UBC trigger timing.

Table 25.17 UBC Trigger Timing

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)*, $T_a = -40$ °C to +85°C (Wide temperature-range product)*

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

Figure 25.29 UBC Trigger Timing

25.4 A/D Converter Characteristics

Table 25.18 shows A/D converter characteristics.

Table 25.18 A/D Converter Characteristics

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)^{*3}, $T_a = -40$ °C to +85°C (Wide temperature-range product) $*^3$

Notes: 1. Value when $(CKS1, 0) = (11)$ and $t_{\text{poyc}} = 50$ ns

2. Value when $(CKS1, 0) = (11)$ and $t_{\text{poyc}} = 40$ ns

 3. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

25.5 Flash Memory Characteristics

Table 25.19 shows flash memory characteristics.

Table 25.19 Flash Memory Characteristics

Conditions: $V_{cc} = 5.0 V \pm 0.5 V$, $AV_{cc} = 5.0 V \pm 0.5 V$, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$, $T_a = -20°C$ to +75°C (Standard product)^{*6}, $T_a = -40$ °C to +85°C (Wide temperature-range product)*⁶ .

Notes: 1. Make each time setting in accordance with the program/program-verify algorithm or erase/erase-verify algorithm.

 2. Programming time per 128 bytes (shows the total period for which the P-bit in the flash memory control register (FLMCR1) is set. It does not include the programming verification time.)

- 3. 1-Block erase time (shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
- 4. To specify the maximum programming time value (t_p (max)) in the 128-bytes programming algorithm, set the max. value (1000) for the maximum programming count (N).

The wait time after P bit setting should be changed as follows according to the value of the programming counter (n).

Programming counter $(n) = 1$ to 6: $t_{\text{max}} = 30 \,\mu s$ Programming counter (n) = 7 to 1000: $t_{\text{e,200}} = 200 \text{ }\mu\text{s}$ [In additional programming]

Programming counter $(n) = 1$ to 6: $t_{\text{min}} = 10 \,\mu s$

5. For the maximum erase time $(t_{\text{F}}(\text{max}))$, the following relationship applies between the wait time after E bit setting $(t_{\textrm{\tiny{se}}})$ and the maximum erase count (N):

t $t_{\rm E}$ (max) = Wait time after E bit setting (t_{se}) x maximum erase count (N)

To set the maximum erase time, the values of $({\mathfrak t}_{\rm ss})$ and (N) should be set so as to satisfy the above formula.

Examples: When $t_{\text{se}} = 100 \text{ ms}$, N = 12 times

When t_{se} = 10 ms, N = 120 times

- 6. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.
- 7. All characteristics after rewriting are guaranteed up to this minimum rewriting times (therefore 1 to min. times).
- 8. Reference value at 25°C (A rough rewriting target number to which a rewriting usually functions)
- 9. Data retention characteristics when rewriting is executed within the specification values including minimum values.

Rev. 2.00, 09/04, page 650 of 720

Appendix A Internal I/O Register

The column "Access Size" shows the number of bits.

The column "Access States" shows the number of access states, in units of cycles, of the specified reference clock. B, W, and L in the column represent 8-bit, 16-bit, and 32-bit access, respectively.

A.1 Register Addresses (Order of Address)

֡֡֡

Rev. 2.00, 09/04, page 652 of 720

Rev. 2.00, 09/04, page 656 of 720

Rev. 2.00, 09/04, page 660 of 720

Rev. 2.00, 09/04, page 661 of 720

RENESAS

RENESAS

RENESAS

A.2 Register Bits

Internal peripheral module register addresses and bit names are shown in the following table.

16-bit and 32-bit registers are shown in two and four rows of 8 bits, respectively.

Rev. 2.00, 09/04, page 679 of 720

Rev. 2.00, 09/04, page 683 of 720

Rev. 2.00, 09/04, page 687 of 720

Rev. 2.00, 09/04, page 688 of 720

A.3 Register States in Each Operating Mode

Notes: 1. The bits 7 to 5 (OVF, WT/IT, and TME) in TCSR are initialized and the bits 2 to 0 (CKS2 to CKS0) are retained.

2. RSTCSR is retained in spite of power-on reset by WDT overflow.

Appendix B Pin States

The initial values differ in each MCU operating mode. For details, refer to section 17, Pin Function Controller (PFC).

[Legend]

- I: Input
- O: Output
- H: High-level output

L: Low-level output

Z: High impedance

K: Input pins become high-impedance, and output pins retain their state.

Table B.2 Pin States (2)

Table B.3 Pin States (3)

Table B.4 Pin States (4)

[Legend]

- I: Input
- O: Output
- H: High-level output
- L: Low-level output
- Z: High impedance
- K: Input pins become high-impedance, and output pins retain their state.
- Notes: 1. When the HIZ bit in SBYCR is set to 1, the output pins enter their high-impedance state.
	- 2. Those pins multiplexed with large-current pins unconditionally enter their highimpedance state.
	- 3. This pin operates as an input pin during a power-on reset. This pin should be pulled up to avoid malfunction.
	- 4. This pin operates as an input pin when the IRQEL bit in SBYCR is cleared to 0.

Rev. 2.00, 09/04, page 700 of 720

Table B.5 Pin States (5)

On-Chip Peripheral Module 16-Bit Space Pin Name On-Chip ROM Space On-Chip RAM Space 8-Bit Space Upper Byte Lower Byte Word/Longword CS0 H H H H H H RD R H H H H H H H — H H H H H WRL RH H H H H H H — H H H H H A17 to A0 Address Address Address Address Address Address D7 to D0 High-Z High-Z High-Z High-Z High-Z High-Z

[Legend]

R: Read

W: Write

Table B.6 Pin States (6)

[Legend]

R: Read

W: Write

Appendix C Product Code Lineup

Appendix D Package Dimensions

Figure D.1 FP-100M

Rev. 2.00, 09/04, page 704 of 720

Main Revisions and Additions in this Edition

Item Page Revisions (See Manual for Details)

Figure 12.15 Sample SCI Initialization Flowchart 369

<Transfer start>

RENESAS

Description [4] deleted.

Rev. 2.00, 09/04, page 714 of 720

Page Revisions (See Manual for Details)

A.2 Register Bits	681 to	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	689	IPRK	I/O(MMT)	I/O(MMT)	I/O(MMT)	I/O(MMT)				
			HCAN ₂	HCAN ₂	HCAN ₂	HCAN ₂				
		TCSR	OVF	WT/IT	TME			CKS2	CKS1	CKS0
		MSTCR2		MSTP14	MSTP13	MSTP12			MSTP9	
					MSTP5	MSTP4	MSTP3	MSTP2		MSTP0
		DTEE			DTEE5		DTEE3	DTEE2	DTEE1	DTEE0
		ADTSR			÷		TRG1S1	TRG1S0	TRG0S1	TRG0S0
		MMT_TMDR		CKS ₂	CKS1	CKS0	OLSN	OLSP	MD1	MD ₀
		MCR	TST7	TST6	TST ₅	TST ₄	TST ₃	TST ₂	TST ₁	TST0
			MCR7		MCR5			MCR ₂	MCR1	MCR ₀
		HCAN2_BCR	TSEG1_3	TSEG1_2	TSEG1	TSEG1		TSEG2_2	TSEG ₂	TSEG2_0
		1			SJW1	SJW0				BSP
		IMR	IMR15	IMR14	IMR13	IMR12			IMR9	IMR8
			IMR7	IMR6	IMR5	IMR4	IMR3	IMR ₂	IMR1	IMR0
		REC	REC7	REC6	REC ₅	REC4	REC ₃	REC ₂	REC1	RECO
		TEC	TEC7	TEC6	TEC ₅	TEC ₄	TEC ₃	TEC ₂	TEC1	TEC0
		TXCR1	TXCR31	TXCR30	TXCR29	TXCR28	TXCR27	TXCR26	TXCR25	TXCR24
			TXCR23	TXCR22	TXCR ₂₁	TXCR20	TXCR19	TXCR18	TXCR17	TXCR16
		TXCR0	TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9	TXCR8
		TCR	TXCR7	TXCR6	TXCR5	TXCR4	TXCR3	TXCR ₂	TXCR1	
			TCR ₁₅	TCR14	TCR13 TPSC ₅	TCR ₁₂ TPSC4	TCR11 TPSC3	TCR10 TPSC ₂	TCR9 TPSC1	TPSC0
		TSR								
								TSR ₂	TSR ₁	TSR ₀
		MB0[5]		TCT			DLC3	DLC ₂	DLC1	DLC0
		MB0[6]					TimeStamp[15:0]			
	694									
A.3 Register States in Each Operating Mode		Register Abbrevia	Power- On	Manual Hardware Software Module						
		tion	Reset	Reset	Standby		Standby	Standby	Sleep	Module
		TCSR	Initialized	Initialized	Initialized		Initialized/ $Held*^1$		Held	WDT
		TCNT	Initialized	Initialized	Initialized		Initialized		Held	
		RSTCSR	Initialized	Held	Initialized		Initialized		Held	
			/Held*'							
	695 to 697	MCR to TCMR1, MB0[0], and MB0[1] to MB31[18]: Register states in each operating mode are amended.								
DBGMD: Appendix B Pin States 698										
	State in sleep is changed from O to I.									

RENESAS

Index

Rev. 2.00, 09/04, page 717 of 720

RENESAS

Rev. 2.00, 09/04, page 720 of 720

Renesas 32-Bit RISC Microcomputer Hardware Manual SH-2 SH7047 Group

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS SALES OFFICES

Refer to "**http://www.renesas.com/en/network**" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com

SH-2 SH7047 Group Hardware Manual

Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0020-0200Z