MOTOROLA

SN54/74LS256

DUAL 4-BIT ADDRESSABLE LATCH

The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A_0, A_1), an active LOW Enable input (E) and an active LOW Clear input (CL). Each latch has a Data input (D) and four outputs ($Q_0 - Q_3$).

When the Enable (E) is HIGH and the Clear input ($\overline{CL}$) is LOW, all outputs ($Q_0 - Q_3$) are LOW. Dual 4-channel demultiplexing occurs when the (CL) and E are both LOW. When CL is HIGH and E is LOW, the selected output ($Q_0 - Q_3$), determined by the Address inputs, follows D. When the E goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode (E = LOW, CL = HIGH), changing more than one bit of the Address (A_0, A_1) could impose a transient wrong address. Therefore, this should be done only while in the memory mode (E = CL = HIGH).

- Serial-to-Parallel Capability
- Output From Each Storage Bit Available
- Random (Addressable) Data Entry
- Easily Expandable
- Active Low Common Clear
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES

		LOADING (Note a) HIGH	LOW
A_0, A_1	Address Inputs	0.5 U.L.	0.25 U.L.
D_a, D_b	Data Inputs	0.5 U.L.	0.25 U.L.
$\overline{E}$	Enable Input (Active LOW)	1.0 U.L.	0.5 U.L.
CL	Clear Input (Active LOW)	0.5 U.L.	0.25 U.L.
$Q_{0a} - Q_{3a}$, $Q_{0b} - Q_{3b}$	Parallel Latch Outputs (Note b)	10 U.L.	5 (2.5) U.L.

NOTES:
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

DUAL 4-BIT ADDRESSABLE LATCH

LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-08



D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION

SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC

LOGIC SYMBOL



LOGIC DIAGRAM



V_{CC} = PIN 16
GND = PIN 8
◯ = PIN NUMBERS

TRUTH TABLE

$\overline{CL}$	$\overline{E}$	D	A_0	A_1	Q_0	Q_1	Q_2	Q_3	MODE
L	H	X	X	X	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	Demultiplex
L	L	H	L	L	H	L	L	L	
L	L	L	H	L	L	L	L	L	
L	L	H	H	L	L	H	L	L	
L	L	L	L	H	L	L	L	L	
L	L	H	L	H	L	L	H	L	
L	L	L	H	H	L	L	L	L	
L	L	H	H	H	L	L	L	H	
H	H	X	X	X	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Memory
H	L	L	L	L	L	Q_{N-1}	Q_{N-1}	Q_{N-1}	Addressable
H	L	H	L	L	H	Q_{N-1}	Q_{N-1}	Q_{N-1}	Latch
H	L	L	H	L	Q_{N-1}	L	Q_{N-1}	Q_{N-1}	
H	L	H	H	L	Q_{N-1}	H	Q_{N-1}	Q_{N-1}	
H	L	L	L	H	Q_{N-1}	Q_{N-1}	L	Q_{N-1}	
H	L	H	L	H	Q_{N-1}	Q_{N-1}	H	Q_{N-1}	
H	L	L	H	H	Q_{N-1}	Q_{N-1}	Q_{N-1}	L	
H	L	H	H	H	Q_{N-1}	Q_{N-1}	Q_{N-1}	H	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

MODE SELECTION

$\overline{E}$	$\overline{CL}$	MODE
L	H	Addressable Latch
H	H	Memory
L	L	Dual 4-Channel Demultiplexer
H	L	Clear

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V_{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T_A	Operating Ambient Temperature Range	54 74	−55 0	25 25	125 70	°C
I_{OH}	Output Current — High	54, 74			−0.4	mA
I_{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits Min	Limits Typ	Limits Max	Unit	Test Conditions	
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V_{IK}	Input Clamp Diode Voltage			−0.65	−1.5	V	V_{CC} = MIN, I_{IN} = −18 mA	
V_{OH}	Output HIGH Voltage	54, 74	2.4	3.5		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table	
V_{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I_{OL} = 4.0 mA	V_{CC} = V_{CC} MIN, V_{IN} = V_{IL} or V_{IH} per Truth Table
		74		0.35	0.5	V	I_{OL} = 8.0 mA	
I_{IH}	Input HIGH Current Others E Input				20 40	µA	V_{CC} = MAX, V_{IN} = 2.7 V	
	Others E Input				0.1 0.2	mA	V_{CC} = MAX, V_{IN} = 7.0 V	
I_{IL}	Input LOW Current Others E Input				−0.4 −0.8	mA	V_{CC} = MAX, V_{IN} = 0.4 V	
I_{OS}	Short Circuit Current (Note 1)		−20		−100	mA	V_{CC} = MAX	
I_{CC}	Power Supply Current				30	mA	V_{CC} = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

Symbol	Parameter	Limits Min	Limits Typ	Limits Max	Unit	Test Conditions	
t_{PLH} t_{PHL}	Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output		20 16	27 24	ns ns	Figure 1	V_{CC} = 5.0 V, C_L = 15 pF
t_{PLH} t_{PHL}	Turn-Off Delay, Data to Output Turn-On Delay, Data to Output		20 13	30 20	ns ns	Figure 2	
t_{PLH} t_{PHL}	Turn-Off Delay, Address to Output Turn-On Delay, Address to Output		20 14	30 24	ns ns	Figure 3	
t_{PHL}	Turn-On Delay, Clear to Output		12	23	ns	Figure 5	

AC SET-UP REQUIREMENTS (T_A = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
t_s	Data Setup Time	20			ns	Figures 4 & 6	V_{CC} = 5.0 V
t_s	Address Setup Time	0			ns		
t_h	Data Hold Time	0			ns	Figure 4	
t_h	Address Hold Time	15			ns	Figure 6	
t_W	Enable Pulse Width	15			ns	Figure 1	

AC WAVEFORMS



OTHER CONDITIONS: $\overline{CL}$ = H, A = STABLE

Figure 1. Turn-on and Turn-off Delays, Enable To Output and Enable Pulse Width



OTHER CONDITIONS: $\overline{E}$ = L, $\overline{CL}$ = H, A = STABLE

Figure 2. Turn-on and Turn-off Delays, Data to Output



OTHER CONDITIONS: $\overline{E}$ = L, $\overline{CL}$ = L, D = H

Figure 3. Turn-on and Turn-off Delays, Address to Output



OTHER CONDITIONS: $\overline{C}$ = H, A = STABLE

Figure 4. Setup and Hold Time, Data to Enable



OTHER CONDITIONS: $\overline{E}$ = H

Figure 5. Turn-on Delay, Clear to Output



OTHER CONDITIONS: $\overline{CL}$ = H

Figure 6. Setup Time, Address to Enable (See Notes 1 and 2)

NOTES:
1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.