Rev. 3 — 2 August 2022 Product data sheet

1 General Description

The FS5600 integrates a battery connected DC-DC controller with external FETs and a battery connected DC-DC converter with internal FETs. It also offers functional safety features such as independent voltage monitors, windowed watchdog timer, I/O monitoring via ERRMON and FCCU, and built-in self-test.

2 Features and Benefits

- **•** 2 x High-Voltage Buck Converters:
	- **–** Buck Controller External FETs 900 mA gate drive up to 15 A load capability
	- **–** Buck Regulator Internal FETs 3 A+ load capability
	- **–** ±2 % Output Accuracy
	- **–** 250 kHz to 3 MHz switching frequency
- **•** High-efficiency PFM mode
- **•** Safety Features:
	- **–** Available in Enhanced ASIL B, ASIL B, and QM variations
	- **–** 2 internal and up to 4 high-accuracy external voltage monitors
	- **–** Windowed Watchdog Timer
	- **–** ERRMON and FCCU monitoring
	- **–** 2 x PGOOD and 1 x FS0B outputs
	- **–** ABIST and LBIST for latest failure check
- **•** GPIOs for seamless operation with PF PMICs
- Rated from -40 °C to 150 °C T_J
- **•** 32-Ld 5 mm x 5 mm QFN
- **•** AEC-Q100 Grade-1 Qualified

2.1 Overview

3 Applications

QM to ASIL D automotive applications such as:

- **•** Infotainment / Cluster / Driver Awareness
- **•** Telematics
- **•** V2X
- **•** Radar
- **•** Vision
- **•** ADAS
- **•** Sensor fusion

Additional safety mechanisms may be needed for ASIL D compliance in the system level. FS5600 is developed to meet ASIL B requirements.

4 Ordering Information

The FS5600 is offered in QM, ASIL B, and Enhanced ASIL B versions. The Enhanced ASIL B version features a Challenger Watchdog and Logic BIST (LBIST) which may be used to achieve ASIL D functional safety at the system level. Additional safety mechanisms may be needed at the system level for ASIL D compliance.

Table 1. Device options

NXP Semiconductors FS5600

Automotive buck regulator and controller with voltage monitors and watchdog timer

Table 1. Device options*...continued*

Table 2. Ordering information

5 FS5600 Internal Block Diagram

6 Regulator Input Configurations

Input to SW1 and SW2 may be applied directly from a reverse protected automotive battery, or from the output of the other regulator as shown below. Ensure that Enable for the regulator goes high after its input is stable for proper soft-start operation.

7 Pinout and Pin Description

The FS5600 is offered in a 32-Ld 5 mm x 5 mm WF-QFN package.

Table 3. Pin description

Table 3. Pin description*...continued*

8 ESD Ratings

[1] ESD testing is performed in accordance with the Human Body Model (HBM) (CZAP = 100 pF, RZAP = 1500 Ω), and the Charge Device Model (CDM), Robotic (CZAP = 4.0 pF)

[2] In accordance with AEC-Q-100 Rev H

[3] ESD testing is performed in accordance with the Human Body Model (HBM) (CZAP = 100 pF, RZAP = 1500 Ω), and the Charge Device Model (CDM),

Robotic (CZAP = 4.0 pF $\frac{1}{100}$ In accordance with IEC61000-4-2 and ISO10605.2008

Caution This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.

Caution

This is an ESD sensitive device, improper handling can cause permanent damage to the part.

9 Thermal Characteristics

Table 6. QFN32 thermal resistance and package dissipation ratings

[1] Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment. Normal practice assumes uniform heating on the die. When higher power density occurs in localized areas, there are significant hot spots on the die.

10 Device Level Electrical Parameters

All parameters are specified at $T_A = -40$ °C to 125 °C, V_{IN} = 14 V, ENx = 12 V, VCC = 5.0 V, No Load on regulators, Fsw = 450 kHz, typical external component values, unless otherwise noted. Typical values are specified at 25 °C, unless otherwise noted.

Table 7. Device level electrical parameters

[1] In the absence of BIAS_IN, VIN falling below this voltage will cause FS5600 to power off.

SW1 is a 3 A integrated FET DC DC converter. Load currents of up to 3.5 A may be drawn without entering current limit. [Figure 6](#page-9-0) shows a high-level block diagram of SW1.

11 SW1: 36 V Integrated FET DC-DC Converter

SW1IN pins provide input power to the MOSFETs, and VCC provides the voltage needed

to drive the MOSFET gates. EN1 controls the enable of the SW1 regulator.

11.1 SW1 electrical specifications

All parameters are specified at T_j = –40 °C to 150 °C, V_{SW1IN} = 6 V to 18 V, Vout = 5 V, typical external component values, unless otherwise noted. Typical parameters are specified at V_{SW1IN} = 12 V, T_j = 25 °C unless otherwise noted.

Table 8. SW1 electrical specifications

Parameter	Symbol	Min	Typical	Max	Units
Output Voltage Accuracy (PWM mode, SW1IN = 6 V to 18 V, 0 A \leq ISW \leq Rated A, minimum 2 V headroom, Vout = 1.8 V to 5.5 V using internal resistor divider)	V _{SW1ACC}	-2		2	$\%$
Output Voltage Accuracy in Dropout: (PWM mode, SW1IN = 6 V to (Vout+2 V), 0 A <= ISW <= Rated A, 25C, Vout \le 5 V, 450 kHz)	V _{SW1ACCDO}	-3		3	$\%$
Output Voltage Accuracy (Internal resistor divider, PFM mode, Load = 10 mA)	V _{SW1ACC}	-3		3	$\frac{0}{0}$
Reference accuracy when using external resistor divider	V _{SW1ACC}	0.99		1.01	V
Rated load current (PWM mode)	V _{SW1LOAD}	3			A
Soft-start time (all output voltages) (Measured from 0 % to 90 % of Vout) OTP SW1 $SS = 00$ OTP SW1 $SS = 01$ OTP SW1 $SS = 10$ OTP SW1 $SS = 11$	$\mathfrak{t}_{\mathrm{ss}}$		337 675 1350 2700	500 1000 2000 4000	us
Operating frequency range (selectable via OTP)	SW1 _{FSW}	250		3000	kHz

11.2 SW1 external component selection

[Table 9](#page-10-0) provides the recommended external components for the SW1 regulator.

See [Section 14.4](#page-30-0) for switching frequency selection.

11.3 SW1 operation

SW1 is a peak current mode controlled regulator with internal current sense. It integrates low Rds(on) N-FETs for high efficiency and low solution cost.

11.3.1 Output voltage selection

The output voltage of SW1 may be set via OTP using the OTP_SW1_VOLT[7:0] bits.

OTP_SW1_VOLT[7] = 0b0 sets the output voltage using an internal resistor divider via OTP. Connect the SW1FB pin directly to the output voltage in this case.

OTP_SW1_VOLT[7] = 0b1 allows using an external resistor divider to set the output voltage. In this case, connect the SW1FB pin to the output voltage via a resistor divider. The gain of the resistor divider sets the output voltage as shown in [Figure 7](#page-11-0). Set R1 = 10 k Ω and calculate R2 such that VOUT \times [R2 / (R1 + R2)] = 1 V. Ensure

that OTP_SW1_VOLT[7:0] is set to the appropriate value from [Table 10](#page-11-1) as the slope compensation is calculated internally based on the output voltage.

Table 10. OTP_SW1_VOLT[7:0] selection*...continued*

OTP_SW1_VOLT[7:0]	Vout Setting (V)
00101100	3.2
00101101	3.25
00101110	3.3
00101111	3.35
00110000	3.4
00110001	3.45
00110010	3.5
00110011	3.55
00110100	3.6
00110101	3.65
00110110	3.7
00110111	3.75
00111000	3.8
00111001	3.85
00111010	3.9
00111011	3.95
00111100	$\overline{\mathbf{4}}$
00111101	4.05
00111110	4.1
00111111	4.15
01000000	4.2
01000001	4.25
01000010	4.3
01000011	4.35
01000100	4.4
01000101	4.45
01000110	4.5
01000111	4.55
01001000	4.6
01001001	4.65
01001010	4.7
01001011	4.75
01001100	4.8
01001101	4.85
01001110	4.9
01001111	4.95

Table 10. OTP_SW1_VOLT[7:0] selection*...continued*

OTP_SW1_VOLT[7:0]	Vout Setting (V)
01010000	5
01010001	5.05
01010010	5.1
01010011	5.15
01010100	5.2
01010101	5.25
01010110	5.3
01010111	5.35
01011000	5.4
01011001	5.45
01011010	5.5
01011011	5.55
01011100	5.6
01011101	5.65
01011110	5.7
01011111	5.75
01100000	5.8
01100001	5.85
01100010	5.9
01100011	5.95
01100100	6
01100101	6.05
01100110	6.1
01100111	6.15
01101000	6.2
01101001	6.25
01101010	6.3
01101011 to 01111111	Reserved. Do not use.
10010xxx	1.8 V - 2.15 V with external resistor divider
10011xxx	2.2 V - 2.55 V with external resistor divider
10100xxx	2.6 V - 2.95 V with external resistor divider
10101xxx	3 V - 3.35 V with external resistor divider
10110xxx	3.4 V - 3.75 V with external resistor divider
10111xxx	3.8 V - 4.15 V with external resistor divider
11000xxx	4.2 V - 4.55 V with external resistor divider
11001xxx	4.6 V - 4.95 V with external resistor divider

Table 10. OTP_SW1_VOLT[7:0] selection*...continued*

OTP_SW1_VOLT[7:0]	Vout Setting (V)
11010xxx	5 V - 5.35 V with external resistor divider
11011xxx	5.4 V - .5.75 with external resistor divider
11100xxx	5.8 V - 6.15 V with external resistor divider
11101xxx	6.2 V - 6.55 V with external resistor divider
11110xxx	6.6 V - 6.95 V with external resistor divider
11111xxx	7 V - 8 V with external resistor divider

11.3.2 PFM and pulse skipping operation

At a high VIN/VOUT ratio with high switching frequency, the controller may start to skip pulses to maintain regulation. The minimum on-time of the high side FET is programmable via the OTP_SW1_MIN_TON[1:0] bits. OTP_SW1_MIN_TON[1:0] = 0b01 is the recommended default value that is optimal for most applications.

Table 11. OTP_SW1_MIN_TON[1:0] selection

OTP_SW1_MIN_TON[1:0]	SW1 minimum on-time (ns)
00	40
01	60 (recommended)
10	80
	100

In addition, the controller starts to switch at half of the selected frequency when the VIN/ VOUT ratio is above 6. This allows reduced ripple operation compared to pulse-skipping.

11.3.3 PFM operation

When the OTP_MODE_SYNCINB bit = 0, the MODE/SYNCIN pin is configured as a SYNCIN input. In this case, the switching mode of SW1 can be selected using the SW1_MODE[1:0] bits. Default value of SW1_MODE[1:0] is loaded from OTP_SW1_MODE[1:0].

When the OTP_MODE_SYNCINB bit = 1, the MODE/SYNCIN pin is configured as a MODE input that can be used to select the operating mode of SW1 between PWM $(MODE = 0)$ and PFM $(MODE = 1)$. To avoid conflicts between the pin and register bits, do not use SW1_MODE[1:0] to change the operating mode.

On-time of the pulses in PFM mode is configurable using the OTP_SW1_PFM_TON[1:0] bits. OTP_SW1_PFM_TON[1:0] = 0b10 offers a good compromise between quiescent current and the output ripple for most applications.

11.3.4 Soft-start

The startup of SW1 is internally controlled to eliminate overshoot and control the inrush current. The soft-start time is programmable via OTP using the OTP_SW1_SS[1:0] bits. See [Table 8](#page-9-1) for values.

11.3.5 Current limit protection

Cycle-by-cycle current limit is utilized to limit the total permissible output current. Output voltage returns to regulation when the overcurrent is removed. The current limit value is programmable to four different values via OTP using the OTP_SW1_ILIM_SEL[1:0] bits. See [Table 8](#page-9-1) for values.

11.3.6 Compensation selection

OTP_SW1_SLOPECOMP[1:0], OTP_SW1_PWM_R_COMP[2:0], and OTP_SW1_GM_COMP[1:0] select the loop parameters for SW1. See [Table 14](#page-15-0) for recommended values for different operating conditions. Use interpolation for values between the ones shown in [Table 14.](#page-15-0)

Switching frequency	Output voltage	Output capacitance	OTP SW1 SLOPECOMP[1:0]	OTP SW1 PWM R ^{COMP[2:0]}	OTP_SW1_GM_ COMP[1:0]
450 kHz	3.3V	$2 \times 22 \mu F$	10	000	10
450 kHz	3.3V	$5 \times 22 \mu F$	10	000	10 [°]
2.2 MHz	3.3V	$2 \times 22 \mu F$	10	000	10
2.2 MHz	3.3V	$5 \times 22 \mu F$	10	010	10 [°]
450 kHz	4.0 V	$2 \times 22 \mu F$	10	000	10
450 kHz	4.0 V	$5 \times 22 \mu F$	10	000	10 [°]
2.2 MHz	4.0 V	$2 \times 22 \mu F$	10	000	10 [°]
2.2 MHz	4.0 V	$5 \times 22 \mu F$	10	010	10
450 kHz	5.0 V	$2 \times 22 \mu F$	10	000	10
450 kHz	5.0 V	$5 \times 22 \mu F$	10	000	10 [°]
2.2 MHz	5.0 V	$2 \times 22 \mu F$	10	010	10 [°]
2.2 MHz	5.0 V	$5 \times 22 \mu F$	10	010	10

Table 14. SW1 compensation selection

Table 15. OTP_SW1_SLOPECOMP[1:0] Value

Table 16. OTP_SW1_GM_COMP[1:0] Value

Table 17. OTP_SW1_PWM_R_COMP[2:0] Value

11.3.7 SW1 fault monitoring

The SW1FB pin voltage is compared against an internal reference to detect undervoltage and overvoltage faults in SW1. See [Table 8](#page-9-1) for monitoring thresholds.

When OTP_SW1_OV_PGOOD1 = 1, an overvoltage fault on SW1 asserts PGOOD1. Similarly, when OTP_SW1_OV_PGOOD2 = 1, an overvoltage fault on SW1 asserts PGOOD2.

When OTP_SW1_UV_PGOOD1 = 1, an undervoltage fault on SW1 asserts PGOOD1. Similarly, when OTP_SW1_UV_PGOOD2 = 1, an undervoltage fault on SW1 asserts PGOOD2.

The SW1_UV_I and SW1_OV_I bits are latched to 1 respectively if undervoltage and overvoltage faults are detected. The latch bits can be cleared by writing a 1 to them.

SW1_UV_RT and SW1_OV_RT read-only bits indicate the real-time status of the faults.

12 SW2: 36 V DC-DC Controller with External FETs

SW2 is an external FET buck controller. [Figure 8](#page-18-0) shows a high-level block diagram of SW2. The rated load current of SW2 is dependent on the external components chosen. With careful selection of the MOSFET, inductor and current sense circuitry, load currents of up to 15 A can be drawn without entering current limit.

Figure 8. SW2 high-level block diagram

12.1 SW2 electrical characteristics

All parameters are specified at T_j = –40 °C to 150 °C, V_{SW2IN} = 6 V to 18 V, Vout = 1.8 V to 7.2 V, typical external component values, unless otherwise noted. Typical parameters are specified at V $_{\mathsf{SW2IN}}$ = 12 V, T $_{\mathsf{j}}$ = 25 °C unless otherwise noted.

Table 18. SW2 electrical characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Output Voltage Accuracy (Vout = 1.8 V to 5.5 V, internal resistor divider, PWM mode, Not in dropout, Vin up to 36 V)	VSW2ACC	-3		3	$\%$
Output Voltage Accuracy (Internal resistor divider, PFM mode, $Vir = 12$ V, Load = 0 A to 10 mA)	VSW2ACC	-3		3	$\%$
Reference accuracy for external resistor divider	SW2REF	0.98	1.00	1.02	V
Soft start Ramp Slew Rate (Measured at EA input. Multiply by Vout setting for start up time) OTP SW2 $SS = 0$ OTP SW2 $SS = 1$	SW2RAMP		2		mV/ μs
Current Limiter-Inductor Peak Current Sense Voltage in CCM in the forward direction OTP SW2 ILIM[1:0] = 00 OTP SW2 ILIM[1:0] = 01 OTP SW2 ILIM[1:0] = 10 OTP SW2 ILIM[1:0] = 11	VSW ₂ CSLIM	35 60 96 120	50 80 120 150	65 100 144 180	mV

Table 18. SW2 electrical characteristics*...continued*

12.2 SW2 operation

SW2 is a peak current-mode controller plus driver with external current sense. The driver is built to drive low Rds(on) N-channel high and low side MOSFETs for low cost and high efficiency.

12.2.1 SW2 external component selection

[Table 19](#page-19-0) provides the recommended external components for the SW2 regulator.

Choose VDS > 40 V for 12 V automotive applications. At high current (> 8 A), each MOSFET should be selected in a single package to limit the heat exchange between HS and LS. Dual MOSFETs in the same package are practical for low and mid current (< 8 A). When operating at 450 kHz or lower, by choosing low Rds(on) MOSFETs in

separate packages, and with a low DCR inductor, SW2 can be designed to support loads of up to 15 A. Refer to the schematic of KITFS5600FRDMEVM for a design that can support 15 A.

See **[Table 20](#page-20-0)** for guidance on the MOSFET selection.

Table 20. MOSFET selection

Switching frequency	Load current	High-side MOSFET	Low-side MOSFET
	< 5A	$Qg < 10$ nC $Rds(on) < 40$ m Ω Example: BUK9K18-40E	$Qg < 20$ nC $Rds(on) < 20$ m Ω Example: BUK9K18-40E
450 kHz	< 8 A	$Qg < 10$ nC $Rds(on) < 25 m\Omega$ Example: NVTFS5C471NL	$Qg < 20$ nC $Rds(on) < 15 m\Omega$ Example: NVTFS5C471NL
	> 8 A	$Qg < 10$ nC $Rds(on) < 10 m\Omega$ Example: BUK9M9R5-40H	$Qq < 20$ nC $Rds(on) < 4 m\Omega$ Example: BUK9M3R3-40H
2.2 MHz	< 5A	$Qg < 10$ nC $Rds(on) < 30 \text{ m}\Omega$ Example: BUK9M20-40H	$Qg < 20$ nC $Rds(on) < 20$ m Ω Example: BUK9M20-40H

See **[Section 14.4](#page-30-0)** for switching frequency selection.

12.2.1.1 Compensation network

SW2 is compensated externally using an R-C $(R_{\text{comp}}-C_{\text{comp}})$ network from SW2COMP to Ground. A high frequency capacitor (C_{hf}) placed from SW2COMP to Ground can be used in addition to the R-C network.

Refer to the table below for recommended compensation values for typical use case conditions.

Vout(V)	Switching frequency (kHz)	Slope compensation (OTP_SW2 SLOPECOMP[5:0])	R_{comp} $k\Omega$	C_{comp} nF	C _{hf} pF
3.3	450	0x04	1.5	20	20
5.0	450	0x08	2.3	20	20
3.3	2200	0x0D	8.0	20	Open
5.0	2200	0x20	22	20	Open
1.8	450	0x02	0.8	100	150

Table 21. SW2 Compensation selection

Select logical level NMOS (threshold voltage < 2.5 V). Use closest standard values for resistor and capacitors. The gate drive comes from VCC (5 V).

12.2.1.2 Inductor current sense selection

12.2.1.2.1 Using current sense resistor

For low and medium output currents $(< 8 A)$, current sense can be done using a shunt resistor Rshunt in series with the SW2 inductor LSW2, as shown in [Figure 9](#page-21-0) below.

The power dissipation on $\mathsf{P}_{\mathsf{RSHUNT}}$ = ISW2² * $\mathsf{R}_{\mathsf{shunt}}$. For example, when ISW2 = 5.0 A and $R_{shunt} = 0.01 \Omega$, PR_{SHUNT} is 0.25 W.

The SW2 current limitation is calculated as $\mathsf{OPT_SW2_ILIM}$ divided by the $\mathsf{R}_{\mathsf{shunt}}$. For example, for OTP_SW2_ILIM = 80 mV and $\mathsf{R}_{\mathsf{shun}}$ t = 0.01 Ω, the peak current limit is 8.0 A.

12.2.1.2.2 Inductor DCR current sense

For high current applications (ISW2 > 8.0 A), the power dissipation in the current sense resistor becomes non-negligible (> 0.6 W). In that case, the DCR current sense technique can be a good alternative, using the intrinsic DCR of the inductor to sense the current. However, the inductor DCR value is less accurate than a shunt resistor, which impacts the current limit accuracy. A higher resistance value means a lower current limitation, and less accuracy means a wider current limitation range.

When R1 and C1 are selected in such a way that the RC time constant is equal to the ratio of inductance and its series resistance, the voltage across C1 is directly proportional to the inductor current.

 $R1 \times C1 =$ LSW2 / RDCR

Select R1 = a resistor in the k Ω range or C1 = a capacitor in the range of several hundred nF, and calculate the other components.

Example: For an inductor L = 4.7 µH and RDCR = 7 m Ω , R1 = 6.7 k Ω and C1 = 100 nF.

With OTP_SW2_ILIM = 0b11, the minimum SW2CSP-SW2CSN voltage where a current limit occurs is 150 mV. With 7 mΩ DCR, this is equivalent to a peak current limit of 150 mV / 7 mΩ = 21.4 A.

To maintain a proper signal-to-noise ratio, choose an inductor with a DCR of at least 6 mΩ.

12.2.2 Output voltage selection

Output voltage of SW2 may be set via OTP using the OTP_SW2_VOLT[5:0] bits.

OTP_SW2_VOLT[5:0] = 0b111000 configures the device to use an external resistor divider to set the output voltage. Use the same equation for the external divider as for SW1.

OTP_SW2_VOLT[5:0]	SW2 voltage setting (V)
000000	1.8
000001	1.9
000010	\overline{c}
000011	2.1
000100	2.2
000101	2.3
000110	2.4
000111	2.5
001000	2.6
001001	2.7
001010	2.8
001011	2.9
001100	$\mathsf 3$
001101	3.1
001110	3.2
001111	3.3
010000	3.4
010001	3.5
010010	3.6
010011	3.7

Table 22. OTP_SW2_VOLT[5:0] Selection

Table 22. OTP_SW2_VOLT[5:0] Selection*...continued*

OTP_SW2_VOLT[5:0]	SW2 voltage setting (V)
111000	1 (Use External Resistor Divider)
111001	Reserved. Do not use.
111010	Reserved. Do not use.
111011	Reserved. Do not use.
111100	Reserved. Do not use.
111101	Reserved. Do not use.
111110	Reserved. Do not use.
111111	Reserved. Do not use.

12.2.3 Pulse skipping operation

At high VIN/VOUT ratio with high switching frequency, the controller may start to skip pulses to maintain regulation. The minimum on-time of high side FET is programmable via the OTP_SW2_TON_MIN[1:0] bits.

Table 23. OTP_SW2_TON_MIN[1:0] Selection

OTP_SW2_TON_MIN[1:0]	SW2 minimum on-time (ns)
00	45 (recommended for 450 kHz operation)
01	65
10	25 (recommended for 2.2 MHz operation)
	45

12.2.4 PFM operation

When the OTP_MODE_SYNCINB bit = 0, the MODE/SYNCIN pin is configured as a SYNCIN input. In this case, switching mode of SW2 can be selected using the SW2_MODE[1:0] bits. The default value of SW2_MODE[1:0] is loaded from OTP_SW2_MODE[1:0].

When the OTP_MODE_SYNCINB bit = 1, the MODE/SYNCIN pin is configured as a MODE input that can be used to select the operating mode of SW2 between PWM $(MODE = 0)$ and PFM $(MODE = 1)$. Do not use the SW2_MODE $[1:0]$ to change the operating mode to avoid conflicts between the pin and the register bits.

On-time of the pulses in PFM mode is configurable using the OTP_SW2_PFM_TON[1:0] bits. OTP_SW2_PFM_TON[1:0] = 0b10 offers a good compromise between quiescent current and the output ripple for most applications.

Table 25. OTP_SW2_PFM_TON[1:0] Selection

OTP_SW2_PFM_TON[1:0]	SW2 PFM on-time (ns)
00	120
01	210
10	300
	550

12.2.5 Soft-start

Startup of SW2 is internally controlled to eliminate overshoot and control the inrush current. Soft-start time is programmable via OTP using the OTP_SW2_SS bit. See [Table 18](#page-18-1) for values.

12.2.6 Current limit protection

Cycle-by-cycle current limit is utilized to limit the total permissible output current. Output voltage returns to regulation when the overcurrent is removed. Current limit value is programmable to 4 different values via OTP using the OTP_SW2_ILIM[1:0] bits. See [Table 18](#page-18-1) for values.

12.2.7 Slope compensation

Slope compensation for the controller is set via OTP using the OTP_SW2_SLOPECOMP[5:0] bits. See [Section 12.2.1 "SW2 external component](#page-19-1) [selection"](#page-19-1) for values to use based on operating conditions.

Table 26. OTP_SW2_SLOPECOMP[5:0] selection*...continued*

OTP_SW2_SLOPECOMP[5:0]	SW2 slope compensation (mV/µs)
110100	938
110101	958
110110	979
110111	999
111000	1020
111001	1041
111010	1061
111011	1082
111100	1103
111101	1124
111110	1124
111111	1144

12.2.8 SW2 fault monitoring

SW2FB pin voltage is compared against an internal reference to detect overvoltage and undervoltage faults in SW2. See [Table 18](#page-18-1) for monitoring thresholds.

When OTP_SW2_OV_PGOOD1 = 1, an overvoltage fault on SW2 asserts PGOOD1. Similarly, when OTP_SW2_OV_PGOOD2 = 1, an overvoltage fault on SW2 asserts PGOOD2.

When OTP_SW2_UV_PGOOD1 = 1, an undervoltage fault on SW2 asserts PGOOD1. Similarly, when OTP_SW2_UV_PGOOD2 = 1, an undervoltage fault on SW2 asserts PGOOD2.

The SW2_UV_I and SW2_OV_I bits are latched to 1 respectively if undervoltage and overvoltage faults are detected. The latch bits can be cleared by writing a 1 to them.

SW2_UV_RT and SW2_OV_RT read-only bits indicate the real-time status of the faults.

13 BIAS_IN Input

An external voltage between 3.7 V and 5.5 V can be applied at the BIAS IN pin to reduce power consumption in the FS5600. When a valid voltage at BIAS_IN is detected, VCC is powered directly from the BIAS_IN path, eliminating the power dissipation in the highvoltage LDO from VIN to VCC.

In the application, if either SW1 or SW2 is set to 5.0 V on the output, NXP recommends connecting that output to BIAS IN. If an external 5 V is available in the system, that may be connected to BIAS IN. Ensure that the BIAS IN voltage does not exceed 5.5 V.

14 FS5600 Clock Management

The clock management system provides a top-level management control scheme of internal clock and external synchronization intended to be used primarily for the switching regulators. The clock management system incorporates various sub-blocks:

- **•** Low-power 100 kHz clock
- **•** Internal high frequency clock with programmable frequency
- **•** Phase-Locked Loop (PLL)
- **•** A digital clock management interface is in-charge of supporting interaction among these blocks.

14.1 FS5600 clock electrical characteristics

All parameters are specified at T_j = –40 °C to 150 °C, VIN= 12 V, VCC = 5V, unless otherwise noted. Typical parameters are specified at VIN = 12 V, T_j = 25 °C unless otherwise noted.

Table 27. FS5600 clock electrical characteristics

Parameter	Symbol	Min	Typ	Max	Unit
High Frequency clock accuracy (20 MHz setting)	$F_{20 \text{ MHz}}$	18.8	20	21.2	MHz
Spread Spectrum Frequency modulation frequency (FSS_ $FMOD = 0$	$F_{ss_mod_f}$		23.5		kHz
Spread Spectrum Frequency modulation frequency (FSS $FMOD = 1$	$F_{ss_mod_f}$		94		kHz
Spread Spectrum modulation range	$F_{ss_mod_range}$		5		$\%$
SYNCIN input falling threshold	V _{IL_SYNCIN}	0.35			\vee
SYNCIN input rising threshold	V _{IH_SYNCIN}			1.25	V
SYNCIN input clock frequency range (OTP FSYNC RANGE $= 0$	FSYNCIN	2000		3000	kHz
SYNCIN input clock frequency range (OTP FSYNC RANGE $= 1$	F _{SYNCIN}	333		500	kHz
SYNCIN input accepted duty cycle of signal (set internal oscillator frequency closest to the resulting high frequency clock from external clock source)	$\mathsf{F}_{\mathsf{duty}}$	40		60	$\%$
FS5600 All information provided in this document is subject to legal disclaimers.				C 2022 NXP B.V. All rights reserved.	

14.2 High frequency oscillator

The FS5600 features a high frequency clock with nominal frequency of 20 MHz. The clock frequency can be adjusted using the CLK_FREQ[3:0] bits via I^2C . The initial value of CLK_FREQ[3:0] is loaded from OTP memory from OTP_CLK_FREQ[3:0] bits. The high frequency oscillator is referred to as the 20 MHz clock in this document for simplicity.

Table 28. Internal oscillator frequency selection

OTP_CLK_FREQ[3:0] CLK_FREQ[3:0]	Clock frequency (MHz)
0000	20
0001	21
0010	22
0011	23
0100	24
0101	Not used
0110	Not used
0111	Not used
1000	Not used
1001	16
1010	17
1011	18
1100	19
1101	Not used
1110	Not used
1111	Not used

14.3 Spread spectrum

The internal oscillator provides a programmable frequency spread spectrum to help manage EMC in automotive applications. Spread spectrum is enabled by setting the FSS_EN bit. The initial value of FSS_EN is loaded from OTP_FSS_EN and can be subsequently changed via I^2C .

14.4 SW1 and SW2 switching frequency selection

The switching frequencies of SW1 and SW2 are derived from the 20 MHz clock. SW1 and SW2 use clock pulses that are shifted by one 20 MHz clock period (50 ns) with respect to each other to allow interleaving of the switching edges.

The 20 MHz clock is divided internally to form CLK1 and CLK2 as shown in the block diagram.

CLK1 uses a divide ratio of 8 if OTP_CLK1_DIV = 0 and a divide ratio of 9 if OTP CLK1 $DIV = 1$.

CLK2 uses a divide ratio of 48 if OTP_CLK2_DIV = 0 and a divide ratio of 64 if OTP CLK2 $DIV = 1$.

Using the OTP_SW1_CLKSEL and OTP_SW2_CLKSEL, switching frequency SW1 and SW2 regulators can be assigned to either CLK1 or CLK2. Refer to the table below for the available combinations.

OTP_SW1/2_CLKSEL selection	Switching frequency OTP_SW1_CLKSEL = 0; OTP_SW2_CLKSEL = 0;		Switching frequency OTP_SW1_CLKSEL = 1; OTP_SW2_CLKSEL = 1;		
CLK1/CLK2 Selection	$OTP _C L K1 _D IV = 0$	OTP_CLK1_ $DIV = 1$	OTP CLK2 $DIV = 0$	OTP_CLK2_DIV = 1	
SW1/SW2 Fsw at 16 MHz clock	2.0000 MHz	1.7778 MHz	0.3333 MHz	0.25 MHz	
SW1/SW2 Fsw at 17 MHz clock	2.1250 MHz	1.8889 MHz	0.3542 MHz	0.265625 MHz	
SW1/SW2 Fsw at 18 MHz clock	2.2500 MHz	2.0000 MHz	0.3570 MHz	0.28125 MHz	
SW1/SW2 Fsw at 19 MHz clock	2.375 MHz	2.1111 MHz	0.3958 MHz	0.296875 MHz	
SW1/SW2 Fsw at 20 MHz clock	2.5000 MHz	2.2222 MHz	0.4167 MHz	0.3125 MHz	
SW1/SW2 Fsw at 21 MHz clock	2.6250 MHz	2.3333 MHz	0.4375 MHz	0.328125 MHz	
SW1/SW2 Fsw at 22 MHz clock	2.7500 MHz	2.4444 MHz	0.4583 MHz	0.34375 MHz	
SW1/SW2 Fsw at 23 MHz clock	2.8750 MHz	2.5556 MHz	0.4792 MHz	0.359375 MHz	
SW1/SW2 Fsw at 24 MHz clock	3.0000 MHz	2.6667 MHz	0.500 MHz	0.375 MHz	

Table 29. SW1 and SW2 switching frequency selection

14.5 External clock synchronization

The MODE/SYNCIN pin can be configured as SYNCIN via OTP by setting OTP_MODE_SYNCINB = 0. SYNCIN can be used to synchronize the FS5600 to an external clock source. The FS5600 can use either the internal high frequency oscillator or the SYNCIN pin as its source based on the validity of the external clock.

A frequency watchdog monitors the external clock at the SYNCIN pin. If the external clock is not present or invalid, the device automatically switches to the internal clock. The device switches back to the external clock if the frequency watchdog detects a valid input.

When the external clock is selected, the switching regulators should be set in PWM mode at the application level to ensure clock synchronization.

14.6 SYNCOUT function settings

The GPIO2 pin may be configured as SYNCOUT via OTP by setting OTP_GPIO2_CFG[1:0] = 0b10. When configured as SYNCOUT, GPIO2 outputs the clock that the SW1 regulator uses (in terms of phasing and frequency) in a push-pull mode railing to VDDIO and ground.

15 I/O Pins in FS5600

The FS5600 has several I/O pins for system control and monitoring. These are described in [Section 15.1](#page-31-0) through [Section 15.6](#page-34-0). Parametric requirements for all the IO's are summarized in [Section 15.1](#page-31-0).

15.1 I/O pins electrical specifications

All parameters are specified at $T_A = -40$ °C to 125 °C, V_{IN} = 12 V, typical external component values, unless otherwise noted. Typical values are specified at 25 °C, unless otherwise noted.

Table 30. I/O pin electrical specifications

15.2 EN1 and EN2

EN1 and EN2 pins are used to enable SW1 and SW2 respectively. In addition to the EN1 and EN2 pins, the bits SW1_EN and SW2_EN ultimately determine if SW1 or SW2 are enabled. This allows enable and disable of SW1 and SW2 to be performed through their respective ENx pin, or via the respective I^2C bit SWx EN.

SW1 regulator is disabled if (EN1 pin = LOW).

SW1 regulator is disabled if (EN1 pin = HIGH AND SW1 EN = 0).

SW1 regulator is enabled if (EN1 pin = HIGH AND SW1 EN = 1).

SW2 regulator is disabled if (EN2 pin = LOW).

SW2 regulator is disabled if (EN2 pin = HIGH AND SW2 $EN = 0$).

SW2 regulator is enabled if (EN2 pin = HIGH AND SW2 EN = 1).

SW1/2 EN are initialized to 1.

When OTP_SW1_PULLDN_B = 0, a pulldown resistor of 500 Ω is engaged on the output if SW1 is disabled. Similarly, when OTP_SW2_PULLDN_B = 0, a pulldown resistor of 500 ohm is engaged on the output if SW2 is disabled. The output is disabled in high-Z if OTP SWx PULLDN $B = 1$.

15.2.1 Programming turn-off delay

When OTP_SW1_OFF_DELAY = 0, SW1 is turned off after EN1 goes low.

When OTP_SW2_OFF_DELAY = 0, SW2 is turned off after EN2 goes low.

When OTP_SW1_OFF_DELAY = 1, SW1 is turned off 32 ms after EN1 goes low.

When OTP_SW2_OFF_DELAY = 1, SW2 is turned off 32 ms after EN2 goes low.

The 32 ms setting is useful when other devices are to be powered down in the system prior to turning off the pre-regulators.

15.3 PGOOD1 and PGOOD2

For the QM variation of FS5600, PGOOD1 is used to indicate the voltage regulation status of SW1 and PGOOD2 is used to indicate the voltage regulation state of SW2.

PGOOD1 is asserted low when the OV or UV monitor for SW1 indicates a faulty voltage. See [Table 8](#page-9-1) for OV/UV thresholds. PGOOD2 is asserted low when the OV or UV monitor for SW2 indicates a faulty voltage. See [Table 18](#page-18-1) for OV/UV thresholds.

The delay from SW1/2 reaching regulation to PGOOD1/2 being released high is programmable. See [Section 15.4](#page-32-0) for details.

PGOOD1 and PGOOD2 are open-drain outputs and need an external pullup resistor.

For the ASIL B, and Enhanced ASIL B variations, behavior of PGOOD1 and PGOOD2 can be programmed to indicate status of other safety functions. See [Section 17.6](#page-46-0) for details.

15.4 GPIO1/2/3

Pins 4, 14 and 13 are available as GPO1, GPO2, and GPO3 respectively in the QM variation. They can be sequenced as part of the device power up to control external

devices. The pins can be configured to perform other functions in the ASIL B and Enhanced ASIL B versions.

OTP_GPO1/2/3_DELAY[2:0] sets the delay from SW1 or SW2's soft-start ramp start (which occurs first) to GPO1/2/3 being released high.

GPIO1/2/3_OUTPUT bit is set high internally, if programmed as part of the start-up based on the OTP_GPIO1/2/3_DELAY[2:0] bits, and can be changed by the user via I^2C after power-up. After power-up, the GPIO1/2/3 pins may be toggled via I^2C using the bits GPIO1_OUTPUT, GPIO2_OUTPUT and GPIO3_OUTPUT respectively. When both EN1 and EN2 are brought low, the GPOs power down in the reverse sequence of their powerup delays.

GPO1/2/3 pins are open-drain and need an external pullup resistor. GPIO2 pin can be configured as SYNCOUT in a push-pull mode. See [Section 14.6](#page-31-1) for details.

PGOOD1/2 can also be delayed during start-up as shown in [Table 31](#page-33-0).

OTP_PGOOD1_DELAY[2:0] OTP_PGOOD2_DELAY[2:0] OTP_GPO1_DELAY[2:0] OTP_GPO2_DELAY[2:0] OTP_GPO3_DELAY[2:0]	Delay duration (µs)
000	GPO1/2/3 held low through power-up. No additional delay for PGOOD1/2 release.
001	250
010	500
011	1000
100	2000
101	4000
110	8000
111	16000

Table 31. PGOOD1/2, GPIO1/2/3 delay selection

15.5 MODE pin

The MODE/SYNCIN pin can be configured as a MODE input via OTP by setting OTP_MODE_SYNCINB = 1. The switching mode of SW1 and SW2 regulators can be changed by toggling with MODE pin.

When MODE = 0, SW1 and SW2 operate in continuous PWM mode.

When MODE = 1, SW1 and SW2 operate in PFM mode. In this condition, several internal circuits are turned off to achieve low quiescent current operation. PGOOD1 and PGOOD2 outputs indicate regulation status of SW1 and SW2 respectively in this condition.

Note: OTP_ULPM_EN = 1 for all QM devices to achieve the low quiescent current. OTP_ULPM_EN may be set to 0 or 1 for ASIL B and Enhanced ASIL B variations to achieve different behavior. See [Section 17.13.9](#page-56-0) for details.

15.6 I2C communication

Communication with the FS5600 is done through I^2C , and it supports high-speed operation mode with up to 3.4 MHz operation. SDA and SCL are pulled up to VDDIO typically with 2.2 kΩ resistors for 400 kHz operation, and 500 Ω for 3.4 MHz operation.

Refer to UM10204, *I*²*[C-bus specification and user manual](https://www.nxp.com/docs/en/user-guide/UM10204.pdf)* for detailed information on the digital I^2C communication protocol implementation. The FS5600 is designed to operate as a slave device during I^2C communication. The default I^2C device address is set by the OTP_I2C_ADD[2:0].

OTP_I2C_ADD[2:0]	Device address
000	0x18
001	0x19
010	0x1A
011	0x1B
100	0x1C
101	0x1D
110	0x1E
111	0x1F

Table 32. I2C address selection

16 Thermal Protection

A thermal sensor placed at the center of the die monitors the temperature of the die and triggers a shutdown if the die temperature exceeds 165 °C. When thermal shut-down is entered, the TSD_I latch bit is set to notify the processor during subsequent power-up.

SW1 and SW2 regulators will immediately power down and GPIOs are asserted low immediately upon entering the thermal shutdown state (no power down sequence).

All parameters are specified at TA = $-40\degree$ C to 125 \degree C, VIN = 12 V, VCC = 5.0 V, No Load on regulators, Fsw = 2 MHz, and typical external component values, unless otherwise noted. Typical values are specified at 25 °C, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit
Thermal shutdown temperature	TSD	155	165	175	°∩
Thermal shutdown hysteresis	TSD HYST		10		°C
Thermal shutdown debounce			100		us

Table 33. Thermal protection characteristics

17 Functional safety features in FS5600

The FS5600 is offered in QM, ASIL B, and Enhanced ASIL B variations. This section describes the features of the ASIL B and Enhanced ASIL B variations. The content in this document prior to this section applies to all device variations.

The FS5600 offers comprehensive monitoring and self-test capabilities to achieve high diagnostic coverage at the system level. The functional safety features of FS5600 include:

- **•** Four high precision voltage monitors (in addition to monitoring of SW1 and SW2 internally)
- **•** Challenger windowed watchdog timer
- **•** FCCU monitoring
- **•** 2x ERRMON monitoring for external signal monitoring
- **•** Fail-Safe Output (FS0B) with programmable fault reaction
- **•** PGOOD1 and PGOOD2 outputs with programmable fault reaction
- **•** Stuck-at-fault detection on PGOOD1, PGOOD2, and FS0B outputs
- **•** State machine with programmable fault reactions
- **•** Redundant band gap with band gap comparator for self-test
- **•** Internal oscillator self-test
- **•** Built-in self-test (ABIST and LBIST) of analog and digital monitoring functions for latent failure diagnostics
- **•** On-Demand ABIST
- **•** CRC on OTP bits in the device
- **•** I ²C with CRC
- **•** NOT register functionality to prevent accidental writes to critical registers
- **•** Monitoring of internal voltages such as VCC and VDIG for over and under voltage faults

17.1 GPIO1/2/3 feature selection

The GPIO1/2/3 are multipurpose pins. Specific feature selection on these pins should be selected via OTP using the OTP_GPIO1_CFG[1:0], OTP_GPIO2_CFG[1:0] and OTP_GPIO3_CFG[1:0] bits as shown below in [Table 34](#page-35-0), [Table 35](#page-35-1), and [Table 36](#page-36-0).

OTP_GPIO1_CFG[1:0]	GPIO1 configuration
00	Output is high Z
01	GPO (output)
10	ERRMON1 (input)
11	Reserved (do not use)

Table 34. GPIO1 function selection

Table 35. GPIO2 function selection

Table 36. GPIO3 function selection

OTP_GPIO3_CFG[1:0]	GPIO3 configuration
00	GPO (output)
01	FCCU2 (input)
10	ERRMON2 (input)
	VMON4

17.2 OV/UV monitors

The VMON1, VMON2, VMON3, and VMON4 pins are monitored for under and over voltage faults and can be used to monitor critical voltages in the system. Status of the VMON1-4 monitored voltages can be routed to PGOOD1 and/or PGOOD2 and can be polled by I²C. See [Section 17.6](#page-46-0) for details on selecting desired PGOOD1/2 reactions.

OTP_VMONx_UVTH[3:0] bits control the under voltage threshold and OTP_VMONx_OVTH[3:0] set the over voltage threshold for VMON1, VMON2, VMON3, and VMON4.

Debounce timing on the under and over voltage thresholds is also programmable between 5 μs and 125 μs using the OTP_VMONx_UV_DB[1:0] and OTP_VMONx_UV_DB[1:0] bits.

An external resistor divider must be used to set the mid-point of the resistor divider to 0.6 V nominally.

The OV and UV thresholds shown below are with respect to 0.6 V.

The VMONx_OV_I and VMONx_UV_I bits are set upon detection of an over or under voltage on VMONx and can be cleared in by writing a logic 1 to them. The VMONx OV RT and VMONx UV_RT indicate real-time status of the faults.

17.2.1 VMON1-4 electrical specifications

All parameters are specified at $T_A = -40$ °C to 125 °C, V_{IN} = 12 V, ENx = 12 V, VCC = 5.0 V, no load on regulators, Fsw = 2.2 MHz, and typical external component values, unless otherwise noted. Typical values are specified at 25 °C, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit
Nominal voltage at VMON1/2/3/4 (no fault)	VMONx NOM		0.6		V
OTP VMONx UVTH[3:0]: Set point Accuracy OTP VMONx UVTH[3:0] = 0000	VMONx UVTH	95.5	97	98.5	$\%$
OTP VMONx UVTH[3:0]: Set point Accuracy OTP VMONx UVTH[3:0] = 0001	VMONx UVTH	95	96.5	98	$\%$
OTP VMONx UVTH[3:0]: Set point Accuracy OTP VMONx $UVTH[3:0] = 0010$	VMONx UVTH	94.5	96	97.5	$\%$
OTP VMONx UVTH[3:0]: Set point Accuracy OTP VMONx UVTH[3:0] = 0011	VMONx UVTH	94	95.5	97	$\%$
OTP VMONx UVTH[3:0]: Set point Accuracy OTP VMONx $UVTH[3:0] = 0100$	VMONx UVTH	93.5	95	96.5	$\%$

Table 37. VMON1-4 electrical specifications

VMONx_UVDB 12 15 18 us

VMONx UVDB $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline 24 & 30 & 36 & \hline \end{array}$ us

VMONx UVDB $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline 32 & 40 & 48 & \hline \end{array}$ us

VMONx OVDB $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline 24 & 30 & 36 & \hline \end{array}$ us

VMONx_OVDB | 40 | 50 | 60 | us

VMONx OVDB 64 80 96 us

VMONx OVDB 100 125 150 us

Automotive buck regulator and controller with voltage monitors and watchdog timer

Parameter	Symbol	Min	Typ	Max	Unit
OTP VMONx OVTH[3:0]: Set point Accuracy OTP_VMONx_OVTH[3:0] = 1011	VMONx OVTH	107	108.5	110	$\%$
OTP VMONx OVTH[3:0]: Set point Accuracy OTP VMONx OVTH[3:0] = 1100	VMONx OVTH	107.5	109	110.5	%
OTP VMONx OVTH[3:0]: Set point Accuracy OTP VMONx OVTH[3:0] = 1101	VMONx OVTH	108	109.5	111	%
OTP VMONx OVTH[3:0]: Set point Accuracy OTP VMONx OVTH[3:0] = 1110	VMONx OVTH	108.5	110	111.5	%
OTP VMONx OVTH[3:0]: Set point Accuracy OTP_VMONx_OVTH[3:0] = 1111	VMONx OVTH	109	110.5	112	$\%$
UV Debounce OTP VMONx UV DB[1:0] =	VMONx UVDB	4	5	6	US

Table 37. VMON1-4 electrical specifications*...continued*

UV Debounce OTP_VMONx_UV_DB[1:0] =

UV Debounce OTP_VMONx_UV_DB[1:0] =

UV Debounce OTP_VMONx_UV_DB[1:0] =

OV Debounce OTP_VMONx_OV_DB[1:0] =

OV Debounce OTP_VMONx_OV_DB[1:0] =

OV Debounce OTP_VMONx_OV_DB[1:0] =

OV Debounce OTP_VMONx_OV_DB[1:0] =

17.3 Watchdog

00

01

10

11

00

01

10

11

The FS5600 offers a windowed watchdog with Simple and Challenger schemes. The Challenger scheme is available only in the Enhanced ASIL B version. The Watchdog timer is enabled by setting OTP_WD_DIS = 0. The Watchdog timer is disabled if OTP_WD_DIS = 1 .

When OTP WD SELECTION = 0 , the Simple scheme is selected. When OTP_WD_SELECTION = 1, the Challenger scheme is selected.

In the windowed watchdog, the watchdog duration is split into OPEN and CLOSED windows. The first half of the duration (window) is CLOSED and the second half of the duration (window) is OPEN. A good watchdog refresh must occur during the OPEN window.

The following constitute a bad (erroneous) watchdog refresh:

- **•** Wrong watchdog answer during the OPEN window
- **•** No watchdog refresh during the OPEN window
- **•** Good or bad watchdog answer during the CLOSED window.

For a watchdog refresh to be considered valid (good), the refresh must occur with the right answer during the right time (OPEN window). This is represented on the figure below.

Figure 12. Windowed watchdog concept

After a good or a bad watchdog refresh, a new window period starts immediately.

When an error occurs on the Watchdog refresh with an error on the timing, the bit "BAD_WD_TIMING" is set for diagnostics.

When an error occurs on the Watchdog refresh with an error on the data, the bit "BAD_WD_DATA" is set for diagnostics.

The duration of the watchdog window is configurable from 1 ms to 1024 ms with the WD_WINDOW [3:0] bits. The new watchdog window is effective after the next watchdog refresh. The watchdog window may be set to infinite.

The WD_WINDOW[3:0] has a complimentary register NOT_WD_WINDOW[3:0] which must be written with the complimentary value for the input to take effect. This is to prevent erroneous communication from causing negative system impact.

The initial watchdog window is set to 1024 ms until the first refresh by default. This is to allow time for the MCU to boot up and refresh the watchdog for the first time. The 1024 ms initial window is available every time the Watchdog starts.

WD_WINDOW[3:0]	Watchdog window period
0000	DISABLE (during INIT_FS only)
0001	1.0 _{ms}
0010	2.0 _{ms}
0011 (default)	3.0 _{ms}
0100	4.0 ms
0101	6.0 ms
0110	8.0 ms
0111	12 ms
1000	16 _{ms}
1001	24 ms
1010	32 ms
1011	64 ms
1100	128 ms
1101	256 ms

Table 38. Watchdog window period configuration

Table 38. Watchdog window period configuration*...continued*

WD_WINDOW[3:0]	Watchdog window period
1110	∣512 ms
1111	1024 ms

The duty cycle of the watchdog window is configurable from 31.25 % to 68.75 % with the WDW_DC [2:0] bits. The new duty cycle is effective after the next watchdog refresh.

Table 39. Watchdog window duty cycle configuration

WDW_DC [2:0]	CLOSED window	OPEN window
000	31.25 %	68.75 %
001	37.5 %	62.5 %
010 (default)	50%	50 %
011	62.5 %	37.5 %
100	68.75 %	31.25 %
Others	50 %	50 %

17.3.1 Simple watchdog

The simple watchdog uses a seed value that must be used to 'pet' the watchdog. The MCU can send its own seed in WD_SEED register or use the default seed value 0x5AB2. This seed must be written in the WD_ANSWER register during the OPEN watchdog window.

When the result is right, the watchdog window is restarted. When the result is wrong, a watchdog error counter is incremented and the watchdog window is restarted. See [Section 17.3.3](#page-41-0) for watchdog error counter.

In case the watchdog answer from MCU is wrong, the "WD_BAD_DATA" bit is set to 1. In case the watchdog answer (temporal domain) is wrong (timeout or refresh during closed window), the "WD_BAD_TIMING" bit is set to 1.

In the simple watchdog configuration, it is not possible to write 0xFFFF and 0x0000 to the WD_SEED register. A communication error (I2C_REQ_ERR = 1) is reported if writes of 0x0000 and 0xFFFF are attempted.

17.3.2 Challenger watchdog

The challenger watchdog is based on a question/answer process with the MCU. A 16 bit pseudo-random word is generated by implementing a Linear Feedback Shift Register (LFSR) in the FS5600. The MCU can send the seed of the LFSR or use the LFSR generated by the FS600 and will perform a pre-defined calculation. The result should be sent through I²C during the OPEN watchdog window and is verified by the FS5600. When the result is right, the watchdog window is restarted and a new LFSR is generated. When the result is wrong, the WD error counter is incremented, the watchdog window is restarted and the LFSR value is not changed.

In case the watchdog answer from MCU is wrong, the "WD_BAD_DATA" bit is set to 1. In case the watchdog answer (temporal domain) is wrong (timeout or refresh during closed window), the "WD_BAD_TIMING" bit is set to 1.

During the initialization phase (INIT_RUN), the MCU can send the seed for the LFSR by writing to the WD_SEED register, or use the default LFSR value generated by the FS5600 (0x5AB2). It is not possible to write 0x0000 to the WD_SEED register when in the challenger mode. The I2C_REQ_ERR bit is set when writing a 0x0000 is attempted.

Using the seed value, the MCU should perform a simple calculation based on the formula below, and send the results in the WD_ANSWER register in the OPEN window for a valid watchdog refresh.

17.3.3 Watchdog error counter and error impact

The watchdog error counter is available for the Challenger and Simple watchdog schemes. The watchdog error counter is used to count the number of bad watchdog refreshes (data and temporal errors).

Each time a watchdog failure occurs, the device increments this counter by 2. The watchdog error counter decrements by 1 each time the watchdog is correctly refreshed. This principle ensures that a cyclic 'OK/NOK' behavior converges to a failure detection.

To allow flexibility in the application, the maximum value of this counter is configurable with the WD_ERR_LIMIT[1:0] register as shown in the table below.

Table 40. Watchdog error counter

The watchdog error counter value can be read by the MCU for diagnostic with the WD_ERR_CNT[3:0] register.

When the watchdog error counter reaches or exceeds its maximum value, the counter resets to "0" value and induces a system reaction based on WD_FAIL_IMPACT[1:0] configuration. The initial value of WD_FAIL_IMPACT[1:0] is loaded from OTP_WD_FAIL_IMPACT[1:0]. Use WD_FAIL_IMPACT[1:0] = 01 or 10 only if OTP_WD_PGOOD1/2 = 1.

17.3.4 Watchdog refresh counter

The watchdog refresh strategy is available for the challenger and simple watchdog schemes. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by '1'. Each time the watchdog refresh counter reaches its maximum value ('6' by default) and if next WD refresh is also good, the fault error counter (FLT_ERR_CNT) is decremented by '1'. Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to '0'.

To allow flexibility in the application, the maximum value of this watchdog refresh counter is configurable with the WD_RFR_LIMIT[1:0] register.

The watchdog refresh counter value can be read by the MCU for diagnostics with the WD_RFR_CNT[2:0] bits.

Figure 15. Watchdog refresh counter configurations

See [Section 17.11](#page-50-0) on Fault Error Counter for impact of watchdog refresh on the fault error counter value.

17.4 FCCU monitoring

GPIO2 and GPIO3 pins can be configured as FCCU1 and FCCU2 respectively via OTP. OTP_GPIO2_CFG[1:0] = 0b01 configures GPIO2 as FCCU1. OTP_GPIO3_CFG[1:0] = 0b01 configures GPIO3 as FCCU2.

The FCCU1/2 input pins are in charge of monitoring HW failure outputs from an NXP MCU, or any other error output coming from other MCUs. FCCU can be configured by pair, or single independent inputs.

Monitoring of the FCCU pins is active when the state machine is in the NORMAL STATE. See [Section 17.13](#page-53-0) on thestate machine for reactions based on FCCU monitoring.

17.4.1 BI_STABLE protocol with FCCU1 and FCCU2

When both GPIO2 and GPIO3 are configured as FCCU1 and FCCU2 respectively and FCCU12_BISTABLE = 1, a bi-stable protocol used in the NXP MCUs for FCCU is enabled.

The bi-stable protocol representation is shown in [Figure 16.](#page-43-0)

The polarity of the fault signals is configurable using FCCU12_FLT_POL register:

- When FCCU12 FLT POL = 0, FCCU1 = 0 or FCCU2 = 1 is a fault
- When FCCU12 FLT POL = 1, FCCU1 = 1 or FCCU2 = 0 is a fault

The FS0B is asserted when an FCCU fault is detected and the state machine returns to INIT_RUN state.

It is possible to program the PGOOD1 and PGOOD2 pins to also toggle during an FCCU fault if they are programmed to do so via OTP. PGOOD1/2 may be used to assert RESET of the MCU in this case. See [Section 17.6](#page-46-0) on PGOOD for details.

17.4.2 Single/independent FCCU monitoring

When FCCU12_BISTABLE = 0, FCCU1 and FCCU2 may be used for independent signal monitoring.

Either or both FCCU pins may be used in this configuration.

For FCCU1/2 the polarity of the fault signal is configurable using FCCU1/2 FLT_POL register:

- When FCCUx FLT POL = 0, LOW level on FCCUx is a fault
- When FCCUx FLT POL = 1, HIGH-level on FCCUx is a fault

The FS0B pin is asserted when an FCCU fault is detected and the state machine returns to INIT_RUN state.

It is possible to program the PGOOD1 and PGOOD2 pins also to assert during an FCCU fault. PGOOD1/2 may be used to assert RESET of the MCU in this case.

17.4.3 FCCU status reporting via interrupt register

The FCCU12 ERR bit is set high when an error in FCCU12 (bi-stable) is detected. FCCU1_ERR bit is set high when an error in FCCU1 is detected. FCCU2_ERR bit is set high when an error in FCCU2 is detected. [Table 43](#page-44-0) summarizes the error scenarios for FCCU1/2.

Table 43. FCCU1/2 status reporting error scenarios

17.5 External signal monitoring using ERRMON

GPIO1 and GPIO3 may be configured as ERRMON1 and ERRMON2 by setting OTP_GPIO1_CFG[1:0] = 0b10 and OTP_GPIO3_CFG[1:0] = 0b10 respectively. When

used as ERRMON1/2, GPIO1/3 may be used to monitor an external signal on the application that is indicative of an error outside the FS56. For example, ERRMON1 could be connected to the PGOOD output of a PMIC and ERRMON2 could be connected to the PGOOD of a secondary PMIC.

The ERRMON1/2 input is activated on entering the INIT_RUN state.

Once in the INIT_RUN state, the ERRMON1/2 pin is monitored to decide whether to the transition to the NORMAL STATE.

Once in the NORMAL STATE a high or low on ERRMON1/2 (as selected by OTP), is used to assert the FS0B pin as described below.

When OTP_ERRMON1/2_FLT_POL = 0, a low level on the ERRMON1/2 pin is detected as a fault.

When OTP_ERRMON1/2_FLT_POL = 1, a high level on the ERRMON1/2 pin is detected as a fault.

Upon detect of a fault, the ERRMONx_I bit is set in the FS5600. There is a programmable timer (set by OTP_ERRMON1/2_ACK_TIME[1:0]) to allow the system microcontroller to acknowledge the ERRMON fault.

The acknowledge is performed by writing 0b1 to the ERRMON1/2_I bit which in-turn clears the bit.

If the ERRMON1/2 I bit is not cleared before the timer expires, the FS0B pin is asserted.

The below diagram shows an example of the ERRMON function.

Figure 17. Low-level ERRMONx detected as error

Table 44. ERRMON acknowledge timer selection

17.6 PGOOD1/2 programmable reactions for ASIL B and Enhanced ASIL B versions

While PGOOD1 and PGOOD2 are limited to providing the status of SW1 and SW2 in the QM version of FS5600, PGOOD1 and PGOOD2 reactions are fully programmable for the ASIL B and Enhanced ASIL B versions.

PGOOD1 and PGOOD2 have identical functions and options available via OTP. They may be configured differently using OTP to provide varied functions at the system level. For simplicity, PGOODx is used in place of PGOOD1 and PGOOD2.

Table 45. PGOOD1/2 programmable reactions

When any of the OTP bits listed above is set to 0, a corresponding fault on the regulator/ monitor has no impact on the PGOODx pin.

The delay for conditions to be satisfied and PGOODx being released is programmable using the OTP_PGOODx_DELAY[2:0] bits. See [Table 31](#page-33-0) for details.

After PGOODx is de-asserted and there is an OV or UV fault, the fault is de-bounced and PGOODx is asserted.

17.6.1 Watchdog impact on PGOOD1/2

When OTP_WD_PGOODx = 1, a watchdog failure causes the PGOODx pin to toggle low for 10 ms. The watchdog is stopped when PGOODx is low and is reset at the end of the 10 ms.

The FLT_ERR_CNT is incremented by 1 for every PGOODx toggle due to a watchdog failure.

During the initial 1024 ms window, a single watchdog error (bad refresh or no refresh for 1024ms) is considered a Watchdog failure and the assigned PGOODx pin is toggled.

After the initial 1024 ms window, a 'watchdog failure' when WD_ERR_CNT >= WD_ERR_LIMIT.

Example behavior: Suppose OTP_WD_PGOODx = 1; if a watchdog error occurs during the 1024 ms initial period, PGOODx pin is toggled, the FLT_ERR_CNT incremented, and the watchdog restarted. This allows the system MCU to reset and try refreshing the watchdog again. If the MCU fails continuously, the FLT_ERR_CNT reaches its limit and the FS5600 may transition to the deep fail-safe state (if enabled) to prevent a continuous fault loop. While in the NORMAL STATE, if a watchdog failure occurs (watchdog error count reaches limit), PGOODx is toggled, FLT_ERR_CNT incremented and the watchdog restarted. The state machine will return to INIT_RUN state or Deep Fail-Safe based on the watchdog fault impact settings (independent of PGOODx behavior).

17.7 FS0B pin

The FS0B pin indicates to the system status of the various safety mechanisms being handled by the FS5600. This includes indication of health of internal circuitry (via ABIST), a valid watchdog, valid SW1, SW2, VMON1, VMON2, VMON3, and VMON4, valid ERRMON, valid FCCU, and monitoring of PGOOD1/2.

The FS0B pin is released high in the NORMAL state. It is asserted low in all other states.

The FS0B pin is internally held low when a valid VIN is present with EN1 and EN2 = Low. It is also asserted low if the VIN pin has a disconnection, provided SW1IN pin is connected.

FS0B is a global pin, and can be pulled up to VIN if required in the system.

17.7.1 FS0B pin electrical specifications

All parameters are specified at $T_A = -40$ °C to 125 °C, V_{IN} = 12 V, and typical external component values, unless otherwise noted. Typical values are specified at 25 °C, unless otherwise noted.

Table 46. FS0B pin electrical specifications

Parameter	Symbol	Min	Typ	Max	Unit
FS0B VOH (10 kohm pullup to VDDIO)	FSOB VOH —			$VDDO - 0.5$	
FS0B VOL(10 kohm pullup to VDDIO)	'FS0B VOL	0.4			

17.8 PGOOD1, PGOOD2, FS0B stuck at fault check

PGOOD1, PGOOD2, and FS0B pins are continually monitored by digital to catch 'stuckat' faults. The output at these pins is compared to the internal digital command in real time.

PGOOD1_STUCK_AT_1 = 1 indicates that PGOOD1 pin is stuck at 1.

PGOOD1_STUCK_AT_0 = 1 indicates that PGOOD1 pin is stuck at 0.

PGOOD2 STUCK AT 1 = 1 indicates that PGOOD2 pin is stuck at 1.

PGOOD2 STUCK AT 0 = 1 indicates that PGOOD2 pin is stuck at 0.

FS0B_STUCK_AT_1 = 1 indicates that FS0B pin is stuck at 1.

FS0B_STUCK_AT_0 = 1 indicates that FS0B pin is stuck at 0.

During ABIST, the PGOOD1, PGOOD2, and FS0B are to be checked to ensure they are at logic low. If any of them is not at logic low during ABIST, the corresponding 'STUCK_AT_1' bit is set.

When the FS56 releases PGOOD1, PGOOD2 or FS0B high, it monitors the pin to ensure it is at logic high. If not, the corresponding 'STUCK_AT_0' bit is set set.

Note: There is no state transition due to stuck-at-faults. The FS5600 only reports stuck at faults via the corresponding I2C bits. System software should evaluate the status of these bits to control state transitions.

17.9 I2C robustness

17.9.1 I2C CRC verification

When this feature is enabled, a selectable CRC verification is performed on each I^2C transaction.

When OTP I2C CRC $EN = 0$, the CRC verification mechanism is disabled.

When OTP_I2C_CRC_EN = 1, the CRC verification mechanism is enabled.

After each I^2C transaction, the device calculates the corresponding CRC byte to ensure the configuration command has not been corrupted.

When a CRC fault is detected, the FS5600 ignores the erroneous configuration command and sets the CRC_I bit.

The CRC I is cleared by writing a 1 to it.

The FS5600 implements a CRC-8-SAE, per the SAE J1850 specification.

Polynomial = 0x11D

Initial value = 0xFF

[Figure 18](#page-48-0) shows the 8-bit CRC polynomial per SAE J1850.

17.9.2 NOT logic registers

To prevent unintended writes to critical registers, a required two-step writing process must be followed.

- 1. Write the desired data in the REGISTER
- 2. Write the NOT value of [Step 1](#page-49-0) to the corresponding NOT_REGISTER

For example,

- **•** SWx regulator will be enabled if ((SWx_EN = 1 AND NOT_SWx_EN = 0) AND (ENx pin $= HIGH$)).
- **•** SWx regulator will be disabled if ((SWx_EN = 0 AND NOT_SWx_EN = 1) OR (ENx pin $=$ LOW $)$).

A real-time XOR is performed to ensure that only complimentary register values are accepted. Refer to [Section 18](#page-59-0) for list of registers where this feature is applicable.

17.10 I2C Write protection

To prevent unintended writes to critical registers during system NORMAL state, certain registers may be modified only in the INIT_RUN state. These are:

Table 47. List of registers modifiable only during INIT_RUN state

The following registers are protected after the first WD_OK in the INIT_RUN if the watchdog is enabled. These are:

Table 48. INIT_RUN protected registers after first WD_OK if watchdog enabled.

17.11 Fault error counter

A fault error counter is implemented to count the number of faults occurring in the application and based on system reaction. The limit value of the fault error counter is programmable using the FLT_ERR_CNT_LIMIT[1:0] bits.

Note: "FLT_ERR_CNT_LIMIT[1:0]" should be initialized in the application once during system power-up. Changing it during normal operation may reset the FLT_ERR_CNT value.

Table 49. FLT_ERR_CNT_LIMIT[1:0] description

FLT_ERR_CNT_LIMIT[1:0]	Configure the maximum value of the Fault error counter
00	Max value = 1
01 (Reset State)	Max value = 2
10	Max value = 6
11	Max value = 12

The fault error counter value is stored in the FLT_ERR_CNT[3:0] bits and starts at "0" after a POR. The FLT_ERR_CNT[3:0] may be cleared in the application via I²C by writing 0b1 to the CLR_FLT_ERR_CNT bit and 0b0 to the NOT_CLR_FLT_ERR_CNT bit.

The FLT_ERR_CNT[3:0] decrements by '1' when the watchdog timer is refreshed after the watchdog refresh counter reaches its maximum value.

Note: Use the CLR_FLT_ERR_CNT bit only if the watchdog is disabled. If watchdog is enabled, use that to decrement the FLT_ERR_CNT[3:0]. Using the CLR_FLT_ERR_CNT when watchdog is enabled is not recommended.

The fault error counter is incremented each time an assigned fault occurs.

Table 50. Fault counter source assignment

OTP bit	Fault counter configuration
OTP SW1 FLT CNT EN = 1	enables SW1 OV and/or UV faults to increment FLT ERR CNT if the SW1 OV and/or UV faults are assigned to either of the PGOODx pins.
OTP SW2 FLT CNT EN = 1	enables SW2 OV and/or UV faults to increment FLT ERR CNT if the SW2 OV and/or UV faults are assigned to either of the PGOODx pins.
OTP VMON1 FLT CNT EN = 1	enables VMON1 OV and/or UV faults to increment FLT ERR CNT if the VMON1 OV and/or UV faults are assigned to either of the PGOODx pins.
OTP VMON2 FLT CNT EN = 1	enables VMON2 OV and/or UV faults to increment FLT ERR CNT if the VMON2 OV and/or UV faults are assigned to either of the PGOODx pins.
OTP VMON3 FLT CNT EN = 1	enables VMON3 OV and/or UV faults to increment FLT ERR CNT if the VMON3 OV and/or UV faults are assigned to either of the PGOODx pins.
OTP VMON4 FLT CNT EN = 1	enables VMON4 OV and/or UV faults to increment FLT ERR CNT if the VMON4 OV and/or UV faults are assigned to either of the PGOODx pins.

[1] FLT_ERR_CNT increment due to an ERRMON1/2 fault occurs only in the NORMAL STATE. If a fault occurs in the ERRMON1/2 in the INIT_RUN state, the FLT_ERR_CNT is not incremented.

17.12 Latent failure detection

17.12.1 Analog built-in self-test (ABIST)

Analog Built In Self-test (ABIST) may be enabled via OTP by setting the OTP_ABIST_EN bit. ABIST is bypassed if OTP_ABIST_EN = 0. If enabled, the following actions are performed.

- **•** CRC check on mirror registers
- **•** Checking that internal oscillators are within 15% tolerance
- **•** Checking main band gap and monitoring band gap are within 12% of each other
- **•** ABIST on SW1, SW2, VMON1, VMON2, VMON3, VMON4 voltage monitors.
- **•** Check on PGOOD1, PGOOD2, and FS0B pins (check if PGOOD1, PGOOD2, and FS0B pins are low during ABIST)

GPIO pins when used as inputs (FCCU/ERRMON) can be checked at the system level using real-time status registers (GPIO1/2/3_RT).

Results from ABIST are stored in registers for evaluation by the processor.

The system microcontroller shall be responsible to evaluate the ABIST results and determine if the FS5600 can proceed to the NORMAL STATE.

Flag name	Description
ABIST CRC ERR = 1	indicates that there was an error with the CRC values in the mirror register.
ABIST OSC ERR = 1	indicates that the 20 MHz oscillator is not within 15 % of its nominal value.
BG ERR = 1	indicates that the main and monitoring band gaps are not within 12 % of each other.
ABIST VMON1 OV ERR = 1	indicates that the VMON1's over voltage monitor is not operating in the expected range.
ABIST VMON1 UV ERR = 1	indicates that the VMON1's under voltage monitor is not operating in the expected range.
ABIST VMON2 OV ERR = 1	indicates that the VMON2's over voltage monitor is not operating in the expected range.
ABIST VMON2 UV ERR = 1	indicates that the VMON2's under voltage monitor is not operating in the expected range.

Table 51. ABIST flag bits

Table 51. ABIST flag bits*...continued*

Flag name	Description
ABIST VMON3 OV ERR = 1	indicates that the VMON3's over voltage monitor is not operating in the expected range.
ABIST VMON3 UV ERR = 1	indicates that the VMON3's under voltage monitor is not operating in the expected range.
ABIST VMON4 OV ERR = 1	indicates that the VMON4's over voltage monitor is not operating in the expected range.
ABIST VMON4_UV_ERR = 1	indicates that the VMON4's under voltage monitor is not operating in the expected range.
ABIST SW1 OV ERR = 1	indicates that the SW1's over voltage monitor is not operating in the expected range.
ABIST SW1 UV ERR = 1	indicates that the SW1's under voltage monitor is not operating in the expected range.
ABIST SW2 OV ERR = 1	indicates that the SW2's over voltage monitor is not operating in the expected range.
ABIST SW2 UV ERR = 1	indicates that the SW2's under voltage monitor is not operating in the expected range.

The above bits are all 0 if ABIST test is successful.

17.12.2 On-demand ABIST

When in the NORMAL STATE or INIT_RUN state, an application can request an ondemand ABIST to be performed by setting the OD_ABIST bit. This OD_ABIST bit is selfclearing after completing the on-demand ABIST.

FS0B is asserted low during on-demand ABIST if initiated in the INIT_RUN state.

FS0B remains high during on-demand ABIST if initiated in the NORMAL state.

17.12.3 Logical Built-In Self-Test (LBIST)

The FS5600 includes a Logical Built-In Self-Test (LBIST) feature to verify functionality of the logic block in the FS5600.

LBIST can be disabled by setting the OTP_LBIST_DIS[7:0] to 0b0011_0110.

LBIST is enabled for all other values of OTP_LBIST_DIS[7:0]. If LBIST is disabled via OTP, the following conditions should be valid for LBIST to be truly disabled:

- **•** No boot error (from OTP controller)
- **•** No CRC error (from OTP controller)
- **•** No ECC error (from OTP controller)

If one of these conditions are not satisfied LBIST is enabled. LBIST_PASS bit in the I^2C map is set when LBIST is completed successfully and passes.

17.12.4 VCC and VDIG monitoring

VCC and VDIG voltages are monitored for over and under voltage faults. The part is powered down if any of these faults is detected. See the state transition table for specific transitions.

All parameters are specified at TA = -40 to 125 °C, VIN = 12 V, ENx = 12 V, VCC = 5.0 V, No Load on regulators, Fsw = 2.2 MHz, and typical external component values, unless otherwise noted. Typical values are specified at 25 °C, unless otherwise noted.

17.13 FS5600 operation states and state machine

[Figure 19](#page-53-1) shows the high-level operation states of the FS5600 ASIL B, and Enhanced ASIL B versions.

17.13.1 Shut-down mode

This is the state of the FS5600 when a valid VIN is applied, but EN1 and EN2 pins are held low.

From one of the operation modes, (INIT_RUN/NORMAL STATE/On Demand ABIST, Deep Fail-Safe), when EN1 and EN2 = 0, the IC enters the shut-down mode through the 'Power Down' state.

When entering the shut-down mode from INIT_RUN, NORMAL STATE or on-demand ABIST states, the FS5600 sequences the GPOs in the reverse order of the power-up at the appropriate time. See [Section 17.13.8](#page-55-0) for details.

For example, if OTP_GPO1_DELAY is set to 1 ms, and OTP_GPO2_DELAY is set to 5 ms:

- **•** When EN1 = EN2 = 0, GPO2 is asserted low immediately, 4 ms after which GPO1 is asserted low, 1 ms after which SW1 and SW2 regulators are disabled.
- **•** FS0B is asserted low immediately after NORMAL STATE is exited.

17.13.2 Built-in self-test (BIST)

Analog Built-in self-test (ABIST) and logical built-in self-test (LBIST) are executed in this state if enabled. This state is bypassed if both are disabled.

17.13.3 Power-up

SW1, SW2, and the various GPOs in FS5600 are powered up in this state. SW1 and SW2 are enabled after exiting BIST or thermal shutdown and if their respective ENx pin is held high. The power-up state exits upon completion of the highest delay among OTP_GPO1_DELAY[2:0], OTP_GPO2_DELAY[2:0] and OTP_GPO3_DELAY[2:0].

The OTP_PGOOD1_DELAY[2:0] and OTP_PGOOD2_DELAY[2:0] timers run in parallel to the GPO timers and do not need to expire to exit the power-up state. PGOOD1 and PGOOD2 may be released high even in the INIT_RUN state.

17.13.4 Power-up in Debug Mode

The FS5600 offers a Debug Mode of operation that is useful during system bring up and/ or development. When in Debug Mode, the following restrictions are in place:

- **•** Deep Fail-Safe transition is disabled
- **•** Watchdog window duration is set to infinite

To power up in Debug Mode, apply VDDOTP_GPIO1 = 8 V before EN1 or EN2 go high or before VIN is applied. In this condition, the FS5600 pauses power-up and waits for VDDOTP GPIO1 < 1 V before continuing to power up in Debug Mode. Ensure that there is board-level isolation on the VDDOTP_GPIO1 bus if the GPIO1 function is used at a lower voltage level.

While VDDOTP_GPIO1 is maintained at 8 V, the following I^2C commands can be sent to open access to the OTP mirror registers:

SET_REG:FS5600:Functional:TM_ENTRY:0xD5A7

SET_REG:FS5600:Functional:TM_ENTRY:0xB8EE

SET_REG:FS5600:Functional:TM_ENTRY:0x0F37

The mirror registers modified in this fashion take effect during power-up when VDDOTP GPIO < 1 V. Contact your NXP representative for commands needed to access the mirror registers.

17.13.5 INIT_RUN

The INIT_RUN state is entered after the power-up state. Either or both SW1 and SW2 may be enabled to enter the INIT_RUN state. The state machine can remain in the INIT_RUN state indefinitely. In this state, the state machine waits for conditions to transition to the normal state if enabled to do so. Alternatively, the state machine may proceed to power down to the Deep Fail-Safe state if conditions enabling this are met.

INIT_RUN state may also be entered from the normal state by setting the GOTO INIT_RUN and clearing the NOT_GOTO_INIT_RUN bits.

17.13.6 Normal state

In the normal state, the FS0B pin is de-asserted to indicate to the system that essential parameters monitored by the FS5600 are in expected range. The normal state is entered from the INIT_RUN state, provided conditions for this transition are met. OTP_NORMAL_STATE_EN bit should be set to 1 to enable transition to the normal state.

OTP_ERRMON1_SAFE = 1 is an enabling condition for a valid ERRMON1 signal to control transition to the normal state. OTP_ERRMON2_SAFE = 1 is an enabling condition for a valid ERRMON2 signal to control transition to the normal state. OTP_PGOOD1_SAFE = 1 is an enabling condition for a valid PGOOD1 output to control transition to the normal state. OTP_PGOOD2_SAFE = 1 is an enabling condition for a valid PGOOD2 output to control transition to the normal state.

See [Section 17.13.10](#page-56-0) for conditions to transition to the normal state.

17.13.7 Deep fail-safe state

In the deep fail-safe state, the FS5600 is shut down. All the regulators are turned off and signal outputs are asserted low. The only way to exit deep fail-safe state is through a power cycle on the VIN input, or if both EN1 and EN2 are pulled low in the application.

Deep fail-safe can be entered when the fault error counter reaches is maximum value, or when a watchdog failure is programmed to go to deep fail-safe. OTP_DFS_EN must be set to 1 to enable transition to the Deep Fail-Safe state. See [Section 17.13.10](#page-56-0) for detailed conditions.

17.13.8 Power-down

The FS56 enters a graceful power-down when both EN1 and EN2 are asserted low in the application.

The power-down follows a reverse of the power-up sequence for the GPOs (each following the OTP_GPOx_DELAY[2:0] setting) followed by SW1 and/or SW2.

If entering power-down from deep fail-safe, thermal shut-down, or power-up, the state machine immediately enters shut-down mode after SW1, SW2, and GPIOs are asserted low (no power-down sequence).

17.13.9 Low-power operation

There are several ways to reduce the quiescent current consumption of the FS5600. These are:

- Turning off SW1 and SW2 (via I²C, or using EN1/2 pins)
- **•** Changing SW1 and SW2 operation mode from PWM to Auto Skip or PFM mode.

The operation mode of SW1 and SW2 may be changed using I^2C or by using the MODE pin.

17.13.9.1 Ultra low-power operation

When (MODE pin =1) AND (OTP_MODE_SYNCINB_SEL[1:0] = 00) AND (OTP ULPM $EN = 1$), the FS5600 achieves further reduction in quiescent current by turning off the internal 20 MHz clock. In this condition, I^2C access is not available, the watchdog timer function is not available and external voltage monitors (VMON1-4) are disabled. PGOOD pins assigned to the external voltage monitors (VMON1-4) are asserted low. If the respective regulator is enabled, voltage monitors for SW1 and SW2 regulators remain enabled. The OTP_ULPM_EN bit is set to 1 in the QM version of FS5600. The user may choose its value in ASIL B and Enhanced ASIL B versions.

17.13.10 State transition table

Table 53. State transition table*...continued*

Transition	Description	Transition conditions
ΙK	NORMAL STATE to Deep Fail Safe	\overline{OPT} DFS EN = 1 && WD ERR CNT[1:0] >= WD ERR LIMIT[1:0] && WD FAIL IMPACT[1:0] = 0b10
	INIT RUN to ULPM Mode	(OTP MODE SYNCINB = 1 && OTP ULPM $EN = 1$ && MODE SYNCIN $pin = High)$
M	ULPM Mode to INIT RUN	\overline{O} (OTP MODE SYNCINB = 1 && OTP ULPM EN = 1 && MODE SYNCIN $pin = Low)$

18 I2C Register Map

Table 54. I2C register map

Automotive buck regulator and controller with voltage monitors and watchdog timer

Automotive buck regulator and controller with voltage monitors and watchdog timer

Automotive buck regulator and controller with voltage monitors and watchdog timer

Automotive buck regulator and controller with voltage monitors and watchdog timer

Automotive buck regulator and controller with voltage monitors and watchdog timer

Automotive buck regulator and controller with voltage monitors and watchdog timer

18.1 Register descriptions

The following bit-types are used in the FS5600 register map.

Table 55. FS5600 register map bit-types

18.1.1 SW1CTRL register

18.1.2 NOT_SW1CTRL register

18.1.3 SW2CTRL register

Table 58. SW2CTRL register description

18.1.4 NOT_SW2CTRL register

Table 59. NOT_SW2CTRL register description

18.1.5 GPIO_CTRL register

Table 60. GPIO_CTRL register description

18.1.6 NOT_GPIO_CTRL register

18.1.7 CLOCK_CTRL register

Table 62. CLOCK_CTRL register description

18.1.8 NOT_CLOCK_CTRL register

18.1.9 WATCHDOG_CTRL1 register

Table 64. WATCHDOG_CTRL1 register description

18.1.10 NOT_WATCHDOG_CTRL1 register

Table 65. NOT_WATCHDOG_CTRL1 register description

18.1.11 WATCHDOG_CTRL2 register

18.1.12 NOT_WATCHDOG_CTRL2 register

18.1.13 WATCHDOG_SEED register

Table 68. WATCHDOG_SEED register description

18.1.14 WATCHDOG_ANSWER register

Table 69. WATCHDOG_ANSWER register description

18.1.15 OD_ABIST_CTRL register

Table 70. OD_ABIST_CTRL register description

18.1.16 NOT_OD_ABIST register

Table 71. NOT_OD_ABIST register description

18.1.17 BIST_STATUS1 register

Table 72. BIST_STATUS1 register description

	\sim 11 \sim \sim 1 \sim 910 to 1 account put in the continue	
Bit	Symbol	Description
13	ABIST_SW2_UV_ERR	Switcher SW2 undervoltage monitor ABIST status, 1b'0 - No error. 1b'1 - Error detected. Reset Condition - POR
12	ABIST_SW2_OV_ERR	Switcher SW2 overvoltage monitor ABIST status. $1b'0 - No$ error. 1b'1 - Error detected. Reset Condition - POR
11	ABIST_SW1_UV_ERR	Switcher SW1 undervoltage monitor ABIST status. 1b'0 - No error. 1b'1 - Error detected. Reset Condition - POR
10	ABIST_SW1_OV_ERR	Switcher SW1 overvoltage monitor ABIST status. 1b'0 - No error. 1b'1 - Error detected. Reset Condition - POR
9	ABIST VMON4 UV ERR	VMON4 undervoltage monitor ABIST status. $1b'0 - No$ error. 1b'1 - Error detected. Reset Condition - POR
8	ABIST_VMON4_OV_ERR	VMON4 overvoltage monitor ABIST status. $1b'0$ – No error. 1b'1 - Error detected. Reset Condition - POR
7	ABIST_VMON3_UV_ERR	VMON3 undervoltage monitor ABIST status. $1b'0 - No$ error. 1b'1 - Error detected. Reset Condition - POR
6	ABIST_VMON3_OV_ERR	VMON3 overvoltage monitor ABIST status. 1b'0 - No error. 1b'1 - Error detected. Reset Condition - POR
5	ABIST_VMON2_UV_ERR	VMON2 undervoltage monitor ABIST status. 1b'0 - No error. 1b'1 - Error detected. Reset Condition - POR
$\overline{4}$	ABIST VMON2 OV ERR	VMON2 overvoltage monitor ABIST status $1b'0$ – No error. 1b'1 - Error detected. Reset Condition - POR
$\sqrt{3}$	ABIST_VMON1_UV_ERR	VMON1 undervoltage monitor ABIST status. 1b'0 - No error. 1b'1 - Error detected. Reset Condition - POR

Table 72. BIST_STATUS1 register description*...continued*

18.1.18 BIST_STATUS2 register

Table 73. BIST_STATUS2 register description

18.1.19 FAULT_CTRL register

18.1.20 NOT_FAULT_CTRL register

Table 75. NOT_FAULT_CTRL register description

18.1.21 VMON_STS register

18.1.22 VMON_RT register

18.1.23 GPIO_STS register

Table 78. GPIO_STS register description

18.1.24 FCCU_CFG register

Table 79. FCCU_CFG register description

18.1.25 NOT_FCCU_CFG register

18.1.26 STATE_CTRL register

Table 81. STATE_CTRL register description

18.1.27 NOT_STATE_CTRL register

18.1.28 STATE register

Table 83. STATE register description

18.1.29 ID1 register

Table 84. ID1 register description

19 Typical application curves

(VIN = 12 V, Switching Frequency = 450 kHz, Hardware: KITFS5600FRDMEVM, SW1 = 5 V, SW2 = 3.3 V, Temperature = 25 C, SW1 Inductor = 6.8 μ H, 14.5 m Ω , SW2 HS FET: BUK9M9R5-40H, SW2 LS FET: BUK9M3R3, SW2 Inductor: 4.7 μH, 7.5 mΩ DCR, unless otherwise noted..)

Figure 22. SW2 Load Transient Response

87 / 111

20 Typical Application Block Diagram

20.1 Example power up and power down waveforms

21 Typical Application Schematic

22 Package Outlines

22.1 Package outline – ES version (wettable flank)

Figure 35. Package outline detail HVQFN32 (SOT617-24(SC)) – ES version (wettable flank)

Figure 39. Package outline note HVQFN32 (SOT617-24(SC)) – ES version (wettable flank)

22.2 Package outlines – EP version (non-wettable flank)

23 Revision History

24 Legal information

24.1 Data sheet status

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".

[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

24.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

24.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com\)](mailto:PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

24.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. **NXP** — wordmark and logo are trademarks of NXP B.V. **SafeAssure** — is a trademark of NXP B.V.

Tables

Figures

Automotive buck regulator and controller with voltage monitors and watchdog timer

Automotive buck regulator and controller with voltage monitors and watchdog timer

Contents

Automotive buck regulator and controller with voltage monitors and watchdog timer

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2022 NXP B.V. All rights reserved.

For more information, please visit: http://www.nxp.com

Date of release: 2 August 2022 Document identifier: FS5600