

Technical documentation





SN54HC640, SN74HC640 SCLS303E - JANUARY 1996 - REVISED SEPTEMBER 2022

# SNx4HC640 Octal Bus Transceivers With 3-State Outputs

## **1** Features

Texas

**INSTRUMENTS** 


- Wide operating voltage range of 2V to 6V
- High-Current 3-state outputs can drive up to 10 • LSTTL loads
- Low power consumption, 80-µA max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 8ns •
- ±4-mA output drive at 5V •
- Low input current of 1µA max
- Inverting logic

## 2 Description

The SNx4HC640 is an octal bus transceiver with 3state outputs. All eight channels are controlled by the direction (DIR) pin and output enable  $\overline{OE}$  pin.

Device Information <sup>(1)</sup>								
PART NUMBER	PACKAGE	BODY SIZE (NOM)						
SN54HC640	J (CDIP, 20)	26.92 mm × 6.92 mm						
	DW (SOIC, 20)	12.80 mm × 7.50 mm						
SN74HC640	N (PDIP, 20)	25.40 mm × 6.35 mm						
311/40040	NS (SO, 20)	15.00 mm × 5.30 mm						
	PW (TSSOP, 20)	4.40 mm × 6.50 mm						

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.



**Top View** 





# **Table of Contents**

1 Features1	7.2 Functional Block Diagram8
2 Description1	7.3 Device Functional Modes8
3 Revision History2	8 Power Supply Recommendations
4 Pin Configuration and Functions	9 Layout
5 Specifications	9.1 Layout Guidelines9
5.1 Absolute Maximum Ratings4	10 Device and Documentation Support10
5.2 Recommended Operating Conditions <sup>(1)</sup>	10.1 Documentation Support10
5.3 Thermal Information4	10.2 Receiving Notification of Documentation Updates 10
5.4 Electrical Characteristics5	10.3 Support Resources10
5.5 Switching Characteristics5	10.4 Trademarks10
5.6 Operating Characteristics	10.5 Electrostatic Discharge Caution10
6 Parameter Measurement Information7	10.6 Glossary10
7 Detailed Description8	11 Mechanical, Packaging, and Orderable
7.1 Overview	Information10


## **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision D (August 2003) to Revision E (September 2022)	Page
•	Updated the numbering, formatting, tables, figures, and cross-references throughout the document to re	eflect
	modern data sheet standards	1



## **4** Pin Configuration and Functions



J, DW, N, NS, or PW Package 20-Pin CDIP, SOIC, PDIP, SO, TSSOP Top View



## **5** Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$(V_1 < 0 \text{ or } V_1 > V_{CC})$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$(V_{O} < 0 \text{ or } V_{O} > V_{CC})$		±20	mA
I <sub>O</sub>	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±35	mA
V <sub>CC</sub> or GND	Continuous current through			±70	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 5.2 Recommended Operating Conditions<sup>(1)</sup>

			SN	SN54HC640 MIN NOM MAX		SN74HC640			UNIT
			MIN			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
V <sub>IH</sub> High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V	
	V <sub>CC</sub> = 6 V	4.2			4.2				
V <sub>IL</sub> Low-level input voltage		V <sub>CC</sub> = 2 V			0.5			0.5	
	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000			1000	
Δt/Δv	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
T <sub>A</sub>	Operating free-air temperature		- 55		125	- 40		85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

## 5.3 Thermal Information

		DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC <sup>(1)</sup>		20 PINS	20 PINS	20 PINS	20 PINS	UNIT
R <sub>θJA</sub>	Package thermal impedance	58	69	60	83	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



## **5.4 Electrical Characteristics**

	PARAMETER		TEST	Vcc	T,	<sub>A</sub> = 25°C	;	SN54H	C640	SN74HC640		UNIT
	PARAIVIETER		CONDITIONS <sup>(1)</sup>	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
				2	1.9	1.998		1.9		1.9		
			I <sub>OH</sub> = –20 μA	4.5	4.4	4.400		4.4		4.4		
V <sub>OH</sub>	High-level output voltage			6	5.9	5.999		5.9		5.9		V
			I <sub>OH</sub> = –6 mA	4.5	3.98	4.3		3.7		3.84		
			I <sub>OH</sub> = -7.8 mA	6	5.48	5.8		5.2		5.34		
				2		0.002	0.1		0.1		0.1	
			I <sub>OL</sub> = 20 μA	4.5		0.001	0.1		0.1		0.1	
VOL	Low-level output voltage			6		0.001	0.1		0.1		0.1	V
			I <sub>OL</sub> = 6 mA	4.5		0.17	0.26		0.4		0.33	
			I <sub>OL</sub> = 7.8 mA	6		0.15	0.26		0.4		0.33	
Ц	Input hold current	DIR or OE	$V_{I} = V_{CC} \text{ or } 0$	6		±0.1	±100		±1000		±1000	nA
I <sub>OZ</sub>	Off-state output current	A or B	$V_{I} = V_{CC} \text{ or } 0.$ $I_{O} = 0$	6		±0.01	±0.5		±10		±5	μA
ΔI <sub>CC</sub>	Supply-current change		One input at 0.5V or 2.4 V, Other inputs at 0 or $V_{CC}$	6			8		160		80	μA
Ci	Input capacitance	DIR or $\overline{OE}$		2 to 6		3	10		10		10	pF

(1)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

## 5.5 Switching Characteristics

## C<sub>L</sub> = 50 pF. See Figure 6

	PARAMETER	FROM (INPUT)	то	Vcc	TA	= 25°C		SN54H	C640	SN75H	C640	
	PARAMETER		(OUTPUT)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
				2		29	105		160		130	
t <sub>pd</sub>	Propagation delay	A or B	Y	4.5		10	21		32		26	ns
				6		8	18		27		22	
				2		109	230		340		290	
t <sub>en</sub>	Enable time	ŌĒ	A or B	4.5		27	46		68		58	ns
				6		20	39		58		49	
				2		40	150		225		190	
t <sub>dis</sub>	Disable time	ŌĒ	A or B	4.5		18	30		45		38	ns
				6		16	26		38		32	
				2		20	60		90		75	
tt	Transition time		A or B	4.5		8	12		18		15	ns
				6		6	10		15		13	



## 5.5 Switching Characteristics

### C<sub>L</sub> = 150 pF. See Figure 6

	PARAMETER FROM (INPUT)				TA	T <sub>A</sub> = 25°C		SN54H	C640	SN75H	C640															
	FARAMETER		(OUTPUT)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX															
				2		44	190		290		235															
t <sub>pd</sub>	Propagation delay	A or B	B or A	4.5		14	38		58		47	ns														
				6		11	33		49		41															
				2		124	315		470		395															
t <sub>en</sub>	Enable time	ŌĒ	A or B	4.5		31	63		94		79	ns														
																		6		23	54		80		68	
				2		45	210		315		265															
tt	Transition time		A or B	4.5		17	42		63		53	ns														
				6		13	36		53		45															

# **5.6 Operating Characteristics**

T<sub>A</sub> = 25°C

		Test Conditions	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	40	pF



## **6 Parameter Measurement Information**

 $t_{pd}$  is the maximum between  $t_{PLH}$  and  $t_{PHL}$  $t_t$  is the maximum between  $t_{TLH}$  and  $t_{THL}$  $t_{dis}$  is the maximum between  $t_{PLZ}$  and  $t_{PHZ}$  $t_{en}$  is the maximum between  $t_{PZL}$  and  $t_{PZH}$ 




Figure 6-1. Load Circuit




Figure 6-3. Voltage Waveforms Propagation Delay and Output Transition Times

PARA	PARAMETER		RL CL		<b>S</b> 2
	t <sub>PZH</sub>	1 kΩ	50 pF	Open	Closed
t <sub>en</sub>	tPZL	1 K52	1 kΩ or 150 pF		Open
<b>*</b>	teris teria 1 kΩ 50 pF		50 pF	Open	Closed
<sup>t</sup> dis	tPLZ	1 K52	50 pF	Closed	Open
t <sub>pd</sub> or t <sub>t</sub>			50 pF or 150 pF	Open	Open






Figure 6-4. Voltage Waveforms Enable and Disable Times for 3-State Outputs



Figure 6-5. Voltage Wavefroms Propagation Delay and Output Transition Times

A. C<sub>L</sub> includes probe and test-fixture capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.

D. The outputs are measured one at a time with one input transition per measurement.



## 7 Detailed Description

## 7.1 Overview

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

### 7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram

## 7.3 Device Functional Modes

(eac	(each transceiver)							
INPU	INPUTS <sup>(1)</sup>							
ŌE	DIR	Operation						
L	L	B data to A bus						
L	Н	Ā data to B bus						
Н	Х	Isolation						

# Table 7-1. Function Table

 H = High Voltage Level, L = Low Voltage Level, X = Don't Care



## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 9 Layout

### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



## **10 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### **10.1 Documentation Support**

### **10.1.1 Related Documentation**

### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8780901RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8780901RA SNJ54HC640J	Samples
SN54HC640J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC640J	Samples
SN74HC640DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640	Samples
SN74HC640N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC640N	Samples
SN74HC640NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640	Samples
SN74HC640PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640	Samples
SN74HC640PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640	Samples
SNJ54HC640J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8780901RA SNJ54HC640J	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC640, SN74HC640 :

• Catalog : SN74HC640

• Military : SN54HC640

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas

\*All dimensions are nominal

STRUMENTS

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC640DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC640DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC640NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC640PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

12-May-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC640DWR	SOIC	DW	20	2000	356.0	356.0	41.0
SN74HC640DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC640NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC640PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

12-May-2023

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74HC640N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC640PW	PW	TSSOP	20	70	530	10.2	3600	3.5

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DW0020A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




# **PW0020A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




# PW0020A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated