

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74ABT16821A

20-bit bus-interface D-type flip-flop; positive-edge trigger; 3-state

Rev. 03 — 16 March 2010

Product data sheet

1. General description

The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16821A has two 10-bit, edge-triggered registers, with each register coupled to a 3-state output buffer. The two sections of each register are controlled independently by the clock (nCP) and output enable (nOE) control gates.

Each register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flops Q output.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors.

The active-LOW output enable ($n\overline{OE}$) controls all ten 3-state buffers independent of the register operation. When $n\overline{OE}$ is LOW, the data in the register appears at the outputs. When $n\overline{OE}$ is HIGH, the outputs are in high-impedance OFF-state, which means they will neither drive nor load the bus.

2. Features and benefits

- 20-bit positive-edge triggered register
- Multiple V_{CC} and GND pins minimize switching noise
- Live insertion and extraction permitted
- Output capability: +64 mA and -32 mA
- Power-up 3-state
- Power-up reset
- Latch-up protection exceeds 500 mA per JESD78B class II level A
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V





3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74ABT16821ADL	–40 °C to +85 °C	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1
74ABT16821ADGG	–40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1

4. Functional diagram








5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1 OE , 2 OE	1, 28	output enable input (active LOW)
1Q0 to 1Q9	2, 3, 5, 6, 8, 9, 10, 12, 13, 14	data output
GND	4, 11, 18, 25, 32, 39, 46, 53	ground (0 V)
V _{CC}	7, 22, 35, 50	supply voltage
2Q0 to 2Q9	15, 16, 17, 19, 20, 21, 23, 24, 26, 27	data output
2CP, 1CP	29, 56	clock pulse input (active rising edge)
2D0 to 2D9	42, 41, 40, 38, 37, 36, 34, 33, 31, 30	data input
1D0 to1D9	55, 54, 52, 51, 49, 48, 47, 45, 44, 43	data input

6. Functional description

Table 3. Function table[1]

Input		Output		Internal register	Operating mode
nOE	nCP	nDx	nQ0 to nQ9		
L	\uparrow	1	L	L	load + read register
L	↑	h	Н	Н	load + read register
L	H or L	Χ	NC	NC	hold
Н	L or H	Χ	Z	NC	disable output
Н	\uparrow	Dn	Z	Dn	disable output

^[1] H = HIGH voltage level;

NC = no change;

 $[\]label{eq:hamiltonian} h = HIGH \ voltage \ level \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ clock \ transition;$

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

^{↑ =} LOW-to-HIGH clock transition;

X = don't care;

Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		<u>[1]</u> –1.2	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	<u>[1]</u> –0.5	+5.5	V
I _{IK}	input clamping current	$V_I < 0 V$	-18	-	mA
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-64	-	mA
Tj	junction temperature		[2] _	150	°C
T _{stg}	storage temperature		-65	+150	°C

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		4.5	-	5.5	V
VI	input voltage		0	-	V_{CC}	V
V_{IH}	HIGH-level input voltage		2.0	-	-	V
V_{IL}	LOW-level Input voltage		-	-	8.0	V
I _{OH}	HIGH-level output current		-32	-	-	mA
I _{OL}	LOW-level output current		-	-	64	mA
Δt/ΔV	input transition rise and fall rate		0	-	10	ns/V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

9. Static characteristics

Table 6. Static characteristics

Symbol	Parameter	Conditions			25 °C		–40 °C t	o +85 °C	Unit
				Min	Тур	Max	Min	Max	
V_{IK}	input clamping voltage	$V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$		-1.2	-0.9	-	-1.2	-	V
V _{OH}	HIGH-level output	$V_I = V_{IL}$ or V_{IH}							
	voltage	$V_{CC} = 4.5 \text{ V}; I_{OH} = -3 \text{ mA}$		2.5	2.9	-	2.5	-	V
		$V_{CC} = 5.0 \text{ V}; I_{OH} = -3 \text{ mA}$		3.0	3.4	-	3.0	-	V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -32 \text{ mA}$		2.0	2.4	-	2.0	-	V
V_{OL}	LOW-level output voltage	V_{CC} = 4.5 V; I_{OL} = 64 mA; V_{I} = V_{IL} or V_{IH}		-	0.36	0.55	-	0.55	V
$V_{OL(pu)}$	power-up LOW-level output voltage	V_{CC} = 5.5 V; I_O = 1 mA; V_I = GND or V_{CC}	[1]	-	0.13	0.55	-	0.55	V
I _I	input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$		-	±0.01	±1.0	-	±1.0	μА
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V_{I} or $V_{O} \le 4.5$ V		-	±5.0	±100	-	±100	μΑ
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} = 2.1 \text{ V}; V_O = 0.5 \text{ V};$ $V_I = \text{GND or } V_{CC}; n\overline{\text{OE}} \text{ don't care}$	[2]	-	±5.0	±50	-	±50	μΑ
l _{OZ}	OFF-state output	$V_{CC} = 5.5 \text{ V}; V_I = V_{IL} \text{ or } V_{IH}$							
	current	output HIGH-state at V _O = 2.7 V		-	1.0	10	-	10	μА
		output LOW-state at $V_O = 0.5 \text{ V}$		-	-1.0	-10	-	-10	μΑ
I _{LO}	output leakage current	HIGH-state; $V_O = 5.5 \text{ V}$; $V_{CC} = 5.5 \text{ V}$; $V_I = \text{GND or } V_{CC}$		-	5.0	50	-	50	μΑ
Io	output current	$V_{CC} = 5.5 \text{ V}; V_{O} = 2.5 \text{ V}$	[3]	-180	-90	-50	-180	-50	mA
I _{CC}	supply current	V_{CC} = 5.5 V; V_I = GND or V_{CC}							
		outputs HIGH-state		-	0.5	1.0	-	1.0	mA
		outputs LOW-state		-	10	19	-	19	mA
		outputs 3-state		-	0.5	1.0	-	1.0	mΑ
ΔI_{CC}	additional supply current	per input pin; V_{CC} = 5.5 V; one input at 3.4 V and other inputs at V_{CC} or GND	<u>[4]</u>	-	0.25	1.5	-	1.5	mA
Cı	input capacitance	$V_I = 0 \text{ V or } V_{CC}$		-	3	-	-	-	
Co	output capacitance	outputs disabled; $V_O = 0 \text{ V or } V_{CC}$		-	7	-	-	-	

^[1] For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

^[2] This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 ms. From V_{CC} = 2.1 V to V_{CC} = 5 V \pm 10 % a transition time of up to 100 μ s is permitted.

^[3] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


^[4] This is the increase in supply current for each input at 3.4 V.


10. Dynamic characteristics


Table 7. Dynamic characteristics *GND = 0 V; for test circuit, see <u>Figure 8</u>.*

Symbol	Parameter	Conditions	25 °C	V _{CC} =	5.0 V	-40 °C to V _{CC} = 5.0	v +85 °C; V ± 0.5 V	Unit
			Min	Тур	Max	Min	Max	
f _{max}	maximum frequency	see Figure 5	160	250	-	160	-	MHz
t _{PLH}	LOW to HIGH propagation delay	nCP to nQx, see Figure 5	1.3	2.4	3.3	1.3	3.7	ns
t _{PHL}	HIGH to LOW propagation delay	nCP to nQx, see Figure 5	1.1	2.0	2.6	1.1	3.0	ns
t _{PZH}	OFF-state to HIGH propagation delay	nOE to nQx; see Figure 6	1.4	2.5	3.3	1.4	4.1	ns
t _{PZL}	OFF-state to LOW propagation delay	nOE to nQx; see Figure 6	1.2	2.3	3.0	1.2	3.7	ns
t _{PHZ}	HIGH to OFF-state propagation delay	nOE to nQx; see Figure 6	1.6	3.2	4.1	1.6	4.8	ns
t _{PLZ}	LOW to OFF-state propagation delay	nOE to nQx; see Figure 6	1.3	2.3	3.1	1.3	3.3	ns
t _{su(H)}	set-up time HIGH	nDx to nCP; see Figure 7	1.8	1.2	-	1.8	-	ns
t _{su(L)}	set-up time LOW	nDx to nCP; see Figure 7	+1.8	-0.9	-	+1.8	-	ns
t _{h(H)}	hold time HIGH	nDx to nCP; see Figure 7	1.0	8.0	-	1.0	-	ns
t _{h(L)}	hold time LOW	nDx to nCP; see Figure 7	+1.0	-1.0	-	+1.0	-	ns
t _{WH}	pulse width HIGH	nCP; see Figure 5	2.5	8.0	-	2.5	-	ns
t _{WL}	pulse width LOW	nCP; see Figure 5	2.5	1.0	-	2.5	-	ns

11. Waveforms









The shaded areas indicate when the input is permitted to change for predictable output performance.

 $V_{M} = 1.5 V$

Fig 7. Set-up and hold times data input (nDx) to clock (CP)





b. Test circuit

a. Input pulse definition

Test data is given in Table 8.

Definitions test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 8. Load circuitry for switching times


Table 8. Test data

Input	out			Load		V _{EXT}	V _{EXT}			
V_{l}	f _l	t _W	t _r , t _f	CL	R_L	t _{PHL} , t _{PLH}	t_{PZH} , t_{PHZ}	t_{PZL} , t_{PLZ}		
3.0 V	1 MHz	500 ns	≤ 2.5 ns	50 pF	500Ω	open	open	7.0 V		

12. Package outline

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



							-,												
ι	JNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT371-1		MO-118				99-12-27 03-02-18	

Fig 9. Package outline SOT371-1 (SSOP56)


74ABT16821A_3

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	KEFEK	ENCES	EUROPEAN	ISSUE DATE
IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
	MO-153			99-12-27 03-02-19
_	IEC			IEC JEDEC JEITA PROJECTION

Fig 10. Package outline SOT364-1 (TSSOP56)

74ABT16821A_3 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

13. Abbreviations

Table 9. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model

14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74ABT16821A_3	20100316	Product data sheet	-	74ABT_H16821A_2	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 				
	 Legal texts have been adapted to the new company name where appropriate. 				
	 Type number 74ABTH16821ADGG removed from <u>Section 3 "Ordering information"</u>. 				
74ABT_H16821A_2	20021213	Product specification	-	74ABT_H16821A	
74ABT_H16821A	19980227	Product specification	-	-	

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ABT16821A 3

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

NXP Semiconductors 74ABT16821A

20-bit bus-interface D-type flip-flop; positive-edge trigger; 3-state

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description 1
2	Features and benefits
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 5
6	Functional description 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks14
16	Contact information 15
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.