SN74SSTL16837A 20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675G - SEPTEMBER 1996 - REVISED SEPTEMBER 1998

- Member of the Texas Instruments
 Widebus™ Family
- Supports SSTL_3 Signal Inputs and Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Meets SSTL_3 Class I and Class II Specifications
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Packaged in Plastic Thin Shrink Small-Outline Package


description

This 20-bit universal bus driver is designed for 3-V to 3.6-V $\rm V_{CC}$ operation and SSTL_3 or LVTTL I/O levels.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when latch enable (LE) is high. The A data is latched if LE is low and clock (CLK) is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74SSTL16837A is characterized for operation from 0°C to 70°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.




SCBS675G - SEPTEMBER 1996 - REVISED SEPTEMBER 1998

FUNCTION TABLE

INPUTS			OUTPUT		
OE	LE	CLK	Α	Υ	
L	Н	Х	Н	Н	
L	Н	X	L	L	
L	L	\uparrow	Н	Н	
L	L	\uparrow	L	L	
L	L	Н	Χ	Y ₀ †	
L	L	L	Χ	Y ₀ † Y ₀ ‡	
Н	Χ	Χ	Χ	Z	

[†] Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V _{CC} or V _{DDQ}	
Input voltage range, V _I (see Note 1)	0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{DDQ} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	±50 mA
Continuous current through each V _{CC} , V _{DDQ} , or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	
Storage temperature range, T _{stq}	

[§] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{DDQ}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



[‡] Output level before the indicated steady-state input conditions were established

SCBS675G - SEPTEMBER 1996 - REVISED SEPTEMBER 1998

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		V _{DDQ}		3.6	V
V _{DDQ}	Output supply voltage		3		3.6	V
VREF	Reference voltage ($V_{REF} = 0.45 \times V_{DDQ}$)		1.3	1.5	1.7	V
VTT	Termination voltage ($V_{REF} = V_{TT} = 0.45 \times V_{TT}$	DDQ)	V _{REF} -50mV	V _{REF}	V _{REF} +50mV	V
٧ _I	Input voltage		0		V _{CC}	V
VIH	AC high-level input voltage	All inputs	V _{REF} +400mV			
VIL	AC low-level input voltage	All inputs			V _{REF} -400mV	
VIH	DC high-level input voltage	All inputs	V _{REF} +200mV			
VIL	DC low-level input voltage	All inputs			V _{REF} -200mV	V
IOH	High-level output current				-20	mA
loL	Low-level output current	20		IIIA		
TA	Operating free-air temperature	0	·	70	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
VIK		I _I = -18 mA		3 V			-1.2	V
		I _{OH} = -100 μA		3 V to 3.6 V	V _{CC} -0.	.2		
Vон		I _{OH} = -16 mA		3 V	2.2			V
		I _{OH} = -20 mA		7 3 v	2.1			
		I _{OL} = 100 μA	Ι _Ο L = 100 μΑ				0.2	
VOL		I _{OL} = 16 mA		3 V			0.5	V
		I _{OL} = 20 mA	I _{OL} = 20 mA				0.55	
	LE	V _I = 2.1 V or 0.9 V	V=== 4.2.V or 4.7.V	3.6 V			±40	μΑ
	ILE \[\bar{\chi}\]	V _I = 3.6 V or 0	V _{REF} = 1.3 V or 1.7 V	3.6 V			±1.2	mA
	D	V _I = 2.1 V or 0.9 V	V _{REF} = 1.3 V or 1.7 V	3.6 V		±5		
l _l	Data inputs, OE	V _I = 3.6 V or 0					±5	μΑ
	CLK	V _I = 2.1 V or 0.9 V		3.6 V			±150	
	CLK	V _I = 3.6 V or 0	V _{REF} = 1.3 V or 1.7 V				±4	mA
	V _{REF}	V _{REF} = 1.3 V or 1.7 V		3.6 V			±150	μΑ
10-		$V_0 = 0.9 \text{ V or } 2.1 \text{ V}$		3.6 V		±10]
loz		V _O = 0 or 3.6 V		3.6 V	±10			μΑ
laa		V _I = 2.1 V or 0.9 V	10.0	3.6 V			90	mA
Icc		V _I = 3.6 V or 0	IO = 0	3.6 V			90	mA
Cı	Control inputs	V ₁ = 2.1 V or 0.0 V	V. 24 Vor 0.0 V			2.5		n.E
Ci	A port	V _I = 2.1 V or 0.9 V		3.3 V		2		pF
Со	Y port	V _O = 2.1 V or 0.9 V		3.3 V		3		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SN74SSTL16837A 20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675G - SEPTEMBER 1996 - REVISED SEPTEMBER 1998

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =		UNIT
				MIN	MAX	
f _{clock} Clock frequency					200	MHz
1 Podes donetics	Pulse duration	LE high		2.5		ns
t _W	Pulse duration	CLK high or low		2.5		
		A before CLK↑	LE low	1.5		
t _{su}	Setup time	A before LE↓	CLK high	1.5		ns
1		A pelote LE	CLK low	2		
,	Halden	A after CLK↑ LE low		1		ns
th	Hold time	A after LE↓		1		


switching characteristics over recommended operating free-air temperature range, Class I, $V_{REF} = V_{TT} = V_{DDQ} \times 0.45$ and $C_L = 10$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(NAPOT)	(001F01)	MIN	MAX	
f _{max}			200		MHz
	А		1.1	4	
t _{pd}	LE	Υ	1.5	4.1	ns
·	CLK		1	3	
t _{en}	ŌĒ	Y	1.8	5.5	ns
^t dis	ŌĒ	Y	1.8	6	ns


switching characteristics over recommended operating free-air temperature range, Class II, $V_{REF} = V_{TT} = V_{DDQ} X$ 0.45 and $C_L = 30 \ pF$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(1141 01)	(001701)	MIN	MAX	
f _{max}			200		MHz
	А		1.1	4.2	
^t pd	LE	Y	1.5	4.3	ns
	CLK		1	3.2	
^t en	ŌĒ	Y	1.8	5.5	ns
^t dis	ŌĒ	Υ	1.8	6	ns

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 1 ns. $t_f \leq$ 1 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. $V_{TT} = V_{REF} = V_{CC} \times 0.45$
 - F. tpLz and tpHz are the same as tdis.
 - G. tpzL and tpzH are the same as ten.
 - H. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated