

# **xr XRD87L99**

#### **LOW POWER, 2 MSPS, 10-BIT, A/D CONVERTER WITH 8-CHANNEL MUX**

#### **FEBRUARY 2001 REV. 1.0.0**

#### **FEATURES**

- **•** 10-Bit Resolution
- **•** 8-Channel Mux
- **•** Sampling Rate < 1kHz 2MHz
- **•** Low Power CMOS 24 mW (typ)
- **•** Power Down; Lower Consumption 0.1 mW (typ)
- Input Range between GND and V<sub>DD</sub>
- **•** No S/H Required for Analog Signals less than 100kHz
- **•** No S/H Required for CCD Signals less than 2MHz
- **•** Single Power Supply (2.7 to 3.6V)
- **•** Latch-Up Free
- **•** ESD Protection: 2000 Volts Minimum

#### **APPLICATIONS**

- **•** µP/DSP Interface and Control Application
- **•** High Resolution Imaging Scanners & Copiers
- **•** Wireless Digital Communications
- **•** Multiplexed Data Acquisition

#### **BENEFITS**

- **•** Reduced Board Space (Small Package)
- **•** Reduced External Parts, No Sample/Hold Needed
- **•** Suitable for Battery & Power Critical Applications
- **•** Designer can Adapt Input Range & Scaling

#### **GENERAL DESCRIPTION**

The XRD87L99 is a flexible, easy to use, precision 10-bit analog-to-digital converter with 8-channel mux that operates over a wide range of input and sampling conditions. The XRD87L99 can operate with pulsed "on demand" conversion operation or continuous "pipeline" operation for sampling rates up to 2MHz. The elimination of the S/H requirements, very low power, and small package size offer the designer a low cost solution. No sample and hold is required for CCD applications up to 2MHz, or multiplexed input applications when the signal source bandwidth is limited to 100kHz. The input architecture of the XRD87L99 allows direct interface to any analog input range between AGND and  $AV<sub>DD</sub>$ . The user simply sets  $V_{REF(+)}$  and  $V_{REF(-)}$  to encompass the desired input range.

Scaled reference resistor taps @ 1/4 R, 1/2 R and 3/4 R allow for customizing the transfer curve as well as providing a 1/2 span reference voltage. Digital outputs are CMOS and TTL compatible.

The XRD87L99 uses a two-step flash technique. The first segment converts the 5 MSBs and consists of autobalanced comparators, latches, an encoder, and buffer storage registers. The second segment converts the remaining 5 LSBs.

When the power down input is "high", the data outputs DB9 to DB0 hold the current values and  $V_{REF(-)}$  is disconnected from  $V_{REF1(-)}$ . The power consumption during the power down mode is 0.1mW.

#### **ORDERING INFORMATION**



#### **FIGURE 1. SIMPLIFIED BLOCK DIAGRAM AND TIMING**



**FIGURE 2. PIN OUT OF THE XRD87L99**





#### **PIN DESCRIPTIONS**







CLR	<b>WR</b>	A2	A1	A <sub>0</sub>	Selected Analog Input
L	$\pmb{\times}$	$\pmb{\times}$	$\pmb{\times}$	X	$A_{IN1}$
H	L	L	L	L	$A_{IN1}$
$\mathsf{H}$	L		L	H	A <sub>IN2</sub>
$\overline{H}$	L	L	Н	L	A <sub>IN3</sub>
$\overline{H}$	L	L	H	H	A <sub>IN4</sub>
Н	L	H	L	L	A <sub>IN5</sub>
H	L	H	L	H	A <sub>IN6</sub>
$\overline{H}$	L	H	Н	L	A <sub>IN7</sub>
$\overline{H}$	L	$\overline{\mathsf{H}}$	Н	H	A <sub>IN8</sub>
$\overline{H}$	H	X	$\pmb{\mathsf{X}}$	X	Previous Selection

**TABLE 1: TRUTH TABLE FOR INPUT CHANNEL SELECTION**

**<sup>N</sup>OTE:** CLR, WR, A2, A1, A0 are internally connected to ground through 500k*Ω* resistance.



# **ELECTRICAL CHARACTERISTICS**

**ELECTRICAL CHARACTERISTICS**  $AV_{DD} = DV_{DD} = 3 V$ ,  $F_S = 2 MHz$  (50% DUTY CYCLE),  $V_{REF(+)} = 2.6$ ,  $V_{REF(+)} = AGND$ , **T**A **= 25**°**C, UNLESS OTHERWISE SPECIFIED**







**ELECTRICAL CHARACTERISTICS**  $AV_{DD} = DV_{DD} = 3 V$ ,  $F_S = 2 MHz$  (50% DUTY CYCLE),  $V_{REF(+)} = 2.6$ ,  $V_{REF(+)} = AGND$ , **T**A **= 25**°**C, UNLESS OTHERWISE SPECIFIED**



**ELECTRICAL CHARACTERISTICS**  $AV_{DD} = DV_{DD} = 3 V$ ,  $F_S = 2 MHz$  (50% DUTY CYCLE),  $V_{REF(+)} = 2.6$ ,  $V_{REF(+)} = AGND$ , **T**A **= 25**°**C, UNLESS OTHERWISE SPECIFIED**



#### **NOTES:**

- 1 Guaranteed. Not tested.
- 2 Tester measures code transition voltages by dithering the voltage of the analog input  $(V_{N})$ . The difference between the measured code width and the ideal value ( $V_{REF}/1024$ ) is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage.
- 3 See  $V_{IN}$  input equivalent circuit.
- 4 Clock specification to meet aperture specification ( $t_{AP}$ ). Actual rise/fall time can be less stringent with no loss of accuracy.
- 5 Specified values guarantee functional device. Refer to other parameters for accuracy.
- 6 System can clock the XRD87L99 with any duty cycle as long as all timing conditions are met.
- 7 Input range where input is converted correctly into binary code. Input voltage outside specified range converts to zero or full scale output.
- 8  $DV_{DD}$  and  $AV_{DD}$  are connected through the silicon substrate. Connect together at the package.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE



### **ABSOLUTE MAXIMUM RATINGS: (T**A **= +25°C UNLESS OTHERWISE NOTED) 1, 2, 3**



**NOTE:** 

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps(HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100*µ*s.
- $3$  V<sub>DD</sub> refers to AV<sub>DD</sub> and DV<sub>DD</sub>. GND refers to AGND and DGND.



#### **FIGURE 3. XRD87L99 TIMING DIAGRAM**



#### **THEORY OF OPERATION**

#### **1.0 ANALOG-TO-DIGITAL CONVERSION**

The XRD87L99 converts analog voltages into 1024 digital codes by encoding the outputs of coarse and fine comparators. Digital logic is used to generate the overflow bit. The conversion is synchronous with the clock and it is accomplished in 2 clock periods.

The reference resistance ladder is a series of resistors. The fine comparators use a patented interpolation circuit to generate the equivalent of 1024 evenly spaced reference voltages between  $V_{REF(-)}$  and

#### $V_{RFF(+)}$ .

The clock signal generates the two internal phases,  $\phi$ B (CLK high) and  $\phi$ S (CLK low = sample) (See Figure 1). The rising edge of the CLK input marks the end of the sampling phase (φS). Internal delay of the clock circuitry will delay the actual instant when φS

disconnects the latches from the comparators. This delay is called aperture delay  $(t_{AP})$ .

The coarse comparators make the first pass conversion and selects a ladder range for the fine comparators. The fine comparators are connected to the selected range during the next φB phase.





#### $A_{IN}$  Sampling, Ladder Sampling, and Conversion Timing

Figure 3 shows this relationship as a timing chart.  $A_{IN}$ sampling, ladder sampling and output data relationships are shown for the general case where the levels which drive the ladder need to change for each sampled  $A_{IN}$  time point. The ladder is referenced for both last  $A_{IN}$  sample and next  $A_{IN}$  sample at the same time. If the ladder's levels change by more than 1 LSB, one of the samples must be discarded. Also note that the clock low period for the discarded  $A_{IN}$ can be reduced to the minimum  $t<sub>S</sub>$  time.





#### **FIGURE 5. XRD87L99 COMPARATORS WITH CHANGING REFERENCE VOLTAGE**

#### **1.1 ACCURACY OF CONVERSION: DNL AND INL**

The transfer function for an ideal A/D converter is shown in Figure 6.





The overflow transition (VOFW) takes place at:

$$
V_{IN} = VOFW = V_{REF(+)}
$$

The first and the last transitions for the data bits take place at:

$$
V_{\text{IN}} = V001 = V_{\text{REF}(\cdot)} + 1.0 \times \text{LSB}
$$
  

$$
V_{\text{IN}} = V3FF = V_{\text{REF}(\cdot)} - 1.0 \times \text{LSB}
$$

 $V_{REF} = V_{REF(+)} - V_{REF(-)}$ 

$$
LSB = V_{REF} / 1024 = (V_{3FF} - V001) / 1022
$$

**NOTE:** The overflow transition is a flag and has no impact on the data bits.

In a "real" converter the code-to-code transitions don't fall exactly every  $V_{REF}/1024$  volts.

A positive DNL (Differential Non-Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSBs.

A Max DNL specification guarantees that ALL code widths (DNL errors) are within the stated value. A specification of Max DNL =  $\pm$  0.5 LSB means that all code widths are within 0.5 and 1.5 LSB. If  $V_{BFF} = 2.56$ V then  $1$  LSB = 2.5 mV and every code width is within 1.25 and 3.75 mV.





**FIGURE 7. DNL MEASUREMENT ON PRODUCTION TESTER**



The formulas for Differential Non-Linearity (DNL), Integral Non-Linearity  $({}_{IN}L)$  and zero and full scale errors (EZS, EFS) are:

DNL (001) = V002 - V001 - LSB : : : DNL (3FE) = V3FF - V3FE - LSB EFS (full scale error) =  $V3FF - [V_{REF(+)} -1.5 * LSB]$ EZS (zero scale error) =  $V001 - [V_{REF(-)} + 0.5 * LSB]$ 





Figure 8 shows the zero scale and full scale error terms.

Figure 9 gives a visual definition of the INL error. The chart shows a 3-bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from the ideal one.

After a tester has measured all the transition voltages, the computer draws a line parallel to the ideal transfer line. By definition the best fit line makes equal the positive and the negative INL errors. For example, an INL error of -1 to +2 LSB's relative to the Ideal Line would be +1.5 LSB's relative to the best fit line.





#### **1.2 CLOCK AND CONVERSION TIMING**

A system will clock the XRD87L99 continuously or it will give clock pulses intermittently when a conversion is desired. The timing of Figure 10a shows normal operation, while the timing of Figure 10b keeps the XRD87L99 in balance and ready to sample the analog input.



#### **FIGURE 10. RELATIONSHIP OF DATA TO CLOCK 1.3 ANALOG INPUT**



**FIGURE 11. ANALOG INPUT EQUIVALENT CIRCUIT**

The XRD87L99 has very flexible input range characteristics. The user may set  $V_{REF(+)}$  and  $V_{REF(-)}$  to two fixed voltages and then vary the input DC and AC levels to match the VREF range. Another method is to first design the analog input circuitry and then adjust the reference voltages for the analog input range.

One advantage is that this approach may eliminate the need for external gain and offset adjust circuitry which may be required by fixed input range A/Ds.

The XRD87L99's performance is optimized by using analog input circuitry that is capable of driving the  $A_{IN}$ input. Figure 11 shows the equivalent circuit for  $A_{IN}$ .



#### **1.4 ANALOG INPUT MULTIPLEXER**

The XRD87L99 includes a 8-Channel analog input multiplexer. The relationship between the clock, the multiplexer address, the  $\overline{WR}$  and the output data is shown in Figure 12.





**FIGURE 13. ANALOG MUX TIMING**



#### **1.5 REFERENCE VOLTAGES**

The input/output relationship is a function of  $V_{REF}$ :

$$
A_{IN} = V_{IN} - V_{REF(\cdot)}
$$
  
\n
$$
V_{REF} = V_{REF(+)} - V_{REF(-)}
$$
  
\n
$$
DATA = 1024 * (A_{IN}/V_{REF})
$$

A system can increase total gain by reducing  $V_{\text{RFE}}$ 



#### **1.6 DIGITAL INTERFACES**

The logic encodes the outputs of the comparators into a binary code and latches the data in a D-type flipflop for output.

The functional equivalent of the XRD87L99 (Figure 14) is composed of:

- 1. Delay stage  $(t_{AP})$  from the clock to the sampling phase  $(f_S)$ .
- 2. An ideal analog switch which samples  $V_{\text{IN}}$ .
- 3. An ideal A/D which tracks and converts  $V_{IN}$  with no delay.
- 4. A series of two DFF's with specified hold  $(t_{HID})$ and delay  $(t_{DL})$  times.

 $t_{AB}$ ,  $t_{HI}$  D and  $t_{DI}$  are specified in the Electrical Characteristics table.

#### **1.7 POWER DOWN**

Figure 15 shows the relationship between the clock, sampled  $V_{\text{IN}}$  to output data relationship and the effect of power down.











#### **2.0 APPLICATION NOTES**

#### **FIGURE 16. TYPICAL CIRCUIT CONNECTIONS**



The following information will be useful in maximizing the performance of the XRD87L99.

- 1. All signals should not exceed  $AV_{DD}$  +0.5 V or AGND -0.5 V or  $DV_{DD}$  +0.5 V or DGND -0.5 V.
- 2. Any input pin which can see a value outside the absolute maximum ratings  $(AV_{DD}$  or  $DV_{DD}+0.5$  V or AGND -0.5 V) should be protected by diode clamps (HP5082-2835) from input pin to the supplies. All XRD87L99 inputs have input protection diodes which will protect the device from short transients outside the supply ranges.
- 3. The design of a PC board will affect the accuracy of XRD87L99. Use of wire wrap is not recommended.
- 4. The analog input signal  $(V_{1N})$  is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs so as to minimize cross coupling and noise pickup.
- 5. The analog input should be driven by a low impedance (less than 50Ω).
- 6. Analog and digital ground planes should be substantial and common at one point only. The

ground plane should act as a shield for parasitics and not a return path for signals. To reduce noise levels, use separate low impedance ground paths. DGND should not be shared with other digital circuitry. If separate low impedance paths cannot be provided, DGND should be connected to AGND next to the XRD87L99.

- 7.  $DV_{DD}$  should not be shared with other digital circuitry to avoid conversion errors caused by digital supply transients.  $DV_{DD}$  for the XRD87L99 should be connected to AV<sub>DD</sub> next to the XRD87L99.
- 8.  $DV_{DD}$  and  $AV_{DD}$  are connected inside the XRD87L99. DGND and AGND are connected internally.
- 9. Each power supply and reference voltage pin should be decoupled with a ceramic  $(0.1 \mu F)$  and a tantalum (10µF) capacitor as close to the device as possible.
- 10. The digital output should not drive long wires. The capacitive coupling and reflection will contribute noise to the conversion. When driving distant loads, buffers should be used. 100Ω resistors in series with the digital outputs in some applications reduces the digital output disruption of  $A_{IN}$ .



#### **FIGURE 17. EXAMPLE OF A REFERENCE VOLTAGE SOURCE**



#### **FIGURE 18.** ±**3V ANALOG INPUT**



For  $R = 5k$  use Beckman Instruments #694-3-R10k resistor array or equivalent.

**NOTE:** High R values affect the input BW of ADC due to the (R \* C<sub>IN</sub> of ADC) time constant. Therefore, for different applications the R value needs to be selected as a trade-off between  $A_{IN}$  settling time and power dissipation.



#### **FIGURE 19.** ±**6V ANALOG INPUT**



For R = 5k use Beckman Instruments #694-3-R10k resistor array or equivalent. **NOTE:** High R values affect the input BW of ADC due to the (R \* C<sub>IN</sub> of ADC) time constant. Therefore, for different applications the R value needs to be selected as a trade-off between  $A_{IN}$  settling time and power dissipation.

#### **FIGURE 20. A/D LADDER AND A**IN **WITH PROGRAMMED CONTROL (OF V**REF(+)**, V**REF(-)**, 1/4 AND 3/4 TAP.)**









**FIGURE 22. INL VS. SAMPLING FREQUENCY**









**FIGURE 24. BEST FIT INL VS. REFERENCE VOLTAGE**









**FIGURE 26. SUPPLY CURRENT VS. TEMPERATURE**









**FIGURE 28. REFERENCE RESISTANCE VS.TEMPERATURE**





**FIGURE 29. I**<sub>DD</sub> **vs. V**<sub>DD</sub>









## **44 LEAD PLASTIC QUAD FLAT PACK**

**(10 mm x 10 mm QFP, 1.60 mm Form)**

**REV. 2.00**



Note: The control dimension is the millimeter column





#### **NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for in accuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2001 EXAR Corporation Datasheet February 2001 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited. This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.