


#### **KEY FEATURES**

- High-speed access time: 20ns
- Single power supply
- 1.65V-2.2V VDD
- Low Standby Current:1.5mA (typical)
- Fully static operation: no clock or refresh required
- Data control
- Three state outputs
- Industrial and Automotive temperature support
- Lead-free available
- Error Detection and Correction



#### FUNCTIONAL BLOCK DIAGRAM

#### DESCRIPTION

The *ISSI* IS61WV25616EDALL are high-speed, low power, 4M bit static RAMs organized as 256K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology and implemented ECC function to improve reliability.

When CS# is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE#) controls both writing and reading of the memory.

A data byte allows Upper Byte (UB#) and Lower Byte (LB#) access.

The IS61WV25616EDALL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm), and 44-pin TSOP (TYPE II)

Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



**AUGUST 2020** 




#### PIN CONFIGURATIONS 48-Pin mini BGA(6mm x 8mm)



## **PIN DESCRIPTIONS**

| A0-A17     | Address Inputs                  |
|------------|---------------------------------|
| I/00-I/015 | Data Inputs/Outputs             |
| CS#        | Chip Enable Input               |
| OE#        | Output Enable Input             |
| WE#        | Write Enable Input              |
| LB#        | Lower-byte Control (I/O0-I/O7)  |
| UB#        | Upper-byte Control (I/O8-I/O15) |
| NC         | No Connection                   |
| Vdd        | Power                           |
| VSS        | Ground                          |

#### 44-Pin TSOP-II





# **FUNCTION DESCRIPTION**

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has various modes supported. Each function is described below with Truth Table.

## STANDBY MODE

Device enters standby mode when deselected (CS# HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1, or ISB2.

#### WRITE MODE

Write operation issues with Chip Select (CS#) Low and Write Enable (WE#) Low. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is Low. UB# and LB# enables a byte write feature. By enabling LB# Low, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being Low, data from I/O pins (I/O8 through I/O15) are written into the location.

#### **READ MODE**

Read operation issues with Chip Select (CS#) Low and Write Enable (WE#) High. When OE# is Low, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# Low, data from memory appears on I/O0-7. And with UB# being Low, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# High. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

| Mode            | CS# | WE# | OE# | LB# | UB# | I/00-I/07 | I/O8-I/O15 | VDD Current |
|-----------------|-----|-----|-----|-----|-----|-----------|------------|-------------|
| Not Selected    | Н   | Х   | Х   | Х   | Х   | High-Z    | High-Z     | ISB1, ISB2  |
| Output Dischlod | L   | Н   | Н   | L   | Х   | High-Z    | High-Z     | ICC,ICC1    |
| Output Disabled | L   | Х   | Х   | Н   | Н   | High-Z    | High-Z     | 100,1001    |
|                 | L   | Н   | L   | L   | Н   | DOUT      | High-Z     |             |
| Read            | L   | Н   | L   | Н   | L   | High-Z    | DOUT       | ICC,ICC1    |
|                 | L   | Н   | L   | L   | L   | DOUT      | DOUT       |             |
|                 | L   | L   | Х   | L   | Н   | DIN       | High-Z     |             |
| Write           | L   | L   | Х   | Н   | L   | High-Z    | DIN        | ICC,ICC1    |
|                 | L   | L   | Х   | L   | L   | DIN       | DIN        |             |

#### **TRUTH TABLE**



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol          | Parameter                            | Value                          | Unit |
|-----------------|--------------------------------------|--------------------------------|------|
| Vterm           | Terminal Voltage with Respect to VSS | –0.5 to V <sub>DD</sub> + 0.5V | V    |
| V <sub>DD</sub> | V <sub>DD</sub> Related to VSS       | -0.3 to 4.0                    | V    |
| tStg            | Storage Temperature                  | –65 to +150                    | °C   |
| P⊤              | Power Dissipation                    | 1.0                            | W    |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### PIN CAPACITANCE <sup>(1)</sup>

| Parameter                 | Symbol | Test Condition   | Max | Units |
|---------------------------|--------|--|-----|-------|
| Input capacitance         | CIN    | $T = 2E^{\circ}C$ f 1 Mility $\lambda$ (two)                 | 6   | pF    |
| DQ capacitance (IO0–IO15) | CI/O   | $T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = V_{DD}(typ)$ | 8   | pF    |

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

#### **OPERATING RANGE**<sup>(1)</sup>

| Range      | Ambient<br>Temperature | PART NUMBER      | SPEED (MAX) | VDD          |
|------------|------------------------|------------------|-------------|--------------|
| Commercial | 0°C to +70°C           |                  | 20 ns       | 1.65V – 2.2V |
| Industrial | -40°C to +85°C         | IS61WV25616EDALL | 20 ns       | 1.65V – 2.2V |

Note:

1. Full device AC operation assumes a 100  $\mu$ s ramp time from 0 to V<sub>DD</sub>(min) and 200  $\mu$ s wait time after V<sub>DD</sub> stabilization.

#### THERMAL CHARACTERISTICS (1)

| Parameter  | Symbol           | Rating | Units |
|--|------------------|--------|-------|
| Thermal resistance from junction to ambient (airflow = 1m/s) | R <sub>θJA</sub> | TBD    | °C/W  |
| Thermal resistance from junction to pins                     | R <sub>θJB</sub> | TBD    | °C/W  |
| Thermal resistance from junction to case                     | Rejc             | TBD    | °C/W  |


Note:

1. These parameters are guaranteed by design and tested by a sample basis only.


# AC TEST CONDITIONS (OVER THE OPERATING RANGE)

| Parameter                     | Unit<br>(1.65V~2.2V)    |
|-------------------------------|-------------------------|
| Input Pulse Level             | 0V to V <sub>DD</sub>   |
| Input Rise and Fall Time      | 1.5 ns                  |
| Output Timing Reference Level | 0.9V                    |
| R1 (ohm)                      | 13500                   |
| R2 (ohm)                      | 10800                   |
| V <sub>TM</sub> (V)           | 1.8V                    |
| Output Load Conditions        | Refer to Figure 1 and 2 |

# **OUTPUT LOAD CONDITIONS FIGURES**









### **DC ELECTRICAL CHARACTERISTICS**

#### IS61(64)WV25616EEBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = 1.65V - 2.2V

| Symbol                         | Parameter           | Test Conditions                  | Min. | Max.                  | Unit |
|--------------------------------|---------------------|----------------------------------|------|-----------------------|------|
| V <sub>OH</sub>                | Output HIGH Voltage | I <sub>OH</sub> = -0.1 mA        | 1.4  | —                     | V    |
| V <sub>OL</sub>                | Output LOW Voltage  | $I_{OL} = 0.1 \text{ mA}$        | _    | 0.2                   | V    |
| V <sub>IH</sub> <sup>(1)</sup> | Input HIGH Voltage  |                                  | 1.4  | V <sub>DD</sub> + 0.2 | V    |
| VIL <sup>(1)</sup>             | Input LOW Voltage   |                                  | -0.2 | 0.4                   | V    |
| lu                             | Input Leakage       | GND < VIN < VDD                  | -1   | 1                     | μA   |
| ILO                            | Output Leakage      | GND < VIN < VDD, Output Disabled | -1   | 1                     | μA   |

Notes:

VILL(min) = -1.0V AC (pulse width < 20ns). Not 100% tested. 1.

VIHH (max) = VDD + 1.0V AC (pulse width < 20ns). Not 100% tested. 2.

#### POWER SUPPLY CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

| Symbol | Parameter   | Test Conditions  | Grade               | -20<br>Max | Unit |
|--------|---|--|---------------------|------------|------|
|        |   |  | Com.                | 25         |      |
| ICC    | V <sub>DD</sub> Dynamic Operating<br>Supply Current | $V_{DD} = MAX$ , $I_{OUT} = 0 mA$ , $f = f_{MAX}$  | Ind.                | 30         | mA   |
|        |   |  | Auto.               | -          |      |
|        | Operating Supply                                    | $V_{DD} = MAX.$  | Com.                | 20         |      |
| ICC1   | C1 Operating Supply<br>Current                      | $V_{DD} = NIAA,$<br>$I_{OUT} = 0 \text{ mA}, \text{ f} = 0$  | Ind.                | 25         | mA   |
|        | Guirent   | 1001 = 0 11A, $1 = 0$  | Auto.               | -          |      |
|        | TTI Standby Cymrant                                 | $V_{DD} = MAX$   | Com.                | 10         |      |
| ISB1   | TTL Standby Current<br>(TTL Inputs)                 | VIN = VIH Or VIL   | Ind.                | 15         | mA   |
|        | (TTE inputs)  | $CS\# \ge V_{IH}$ , f = 0  | Auto.               | -          |      |
|        |   | V <sub>DD</sub> = MAX,   | Com.                | 5          |      |
| ISB2   | CMOS Standby Current                                | urrent CS# $\ge$ V <sub>DD</sub> - 0.2V<br>s) V <sub>IN</sub> $\ge$ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> $\le$ 0.2V, f | Ind.                | 6          | m ^  |
| 1562   | (CMOS Inputs)                                       |  | Auto.               | -          | mA   |
|        |   | = 0  | Typ. <sup>(2)</sup> | 1.5        |      |

Notes:

At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input line change. Typical values are measured at  $V_{DD}$  = 1.8V, T<sub>A</sub> = 25 °C and not 100% tested. 1.

2.



## AC CHARACTERISTICS (OVER OPERATING RANGE)

#### **READ CYCLE AC CHARACTERISTICS**

| Parameter                 | Symbol | -2  | D <sup>(1)</sup> | unit | notes |
|---------------------------|--------|-----|------------------|------|-------|
| Farameter                 | Symbol | Min | Max              | unit | notes |
| Read Cycle Time           | tRC    | 20  | -                | ns   |       |
| Address Access Time       | tAA    | -   | 20               | ns   |       |
| Output Hold Time          | tOHA   | 2.5 | -                | ns   |       |
| CS# Access Time           | tACE   | -   | 20               | ns   |       |
| OE# Access Time           | tDOE   | -   | 8                | ns   |       |
| OE# to High-Z Output      | tHZOE  | 0   | 8                | ns   | 2     |
| OE# to Low-Z Output       | tLZOE  | 0   | -                | ns   | 2     |
| CS# to High-Z Output      | tHZCE  | 0   | 8                | ns   | 2     |
| CS# to Low-Z Output       | tLZCE  | 3   | -                | ns   | 2     |
| UB#, LB# Access Time      | tBA    | -   | 8                | ns   |       |
| UB#, LB# to High-Z Output | tHZB   | 0   | 8                | ns   | 2     |
| UB#, LB# to Low-Z Output  | tLZB   | 0   | -                | ns   | 2     |

Notes:


1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of VDD/2, and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.



# **Timing Diagram**


## READ CYCLE NO. 1<sup>(1,2)</sup> (ADDRESS CONTROLLED , CS#, OE#, UB#, LB# = LOW, WE# = HIGH)



Note:

1. The device is continuously selected.

## READ CYCLE NO. 2<sup>(1)</sup> (OE# CONTROLLED)



Notes:

1. Address is valid prior to or coincident with CS# LOW transition.

## WRITE CYCLE AC CHARACTERISTICS

| Devemeter                       | Symbol | -20 | 0 <sup>(1)</sup> | unit | notoo |
|---------------------------------|--------|-----|------------------|------|-------|
| Parameter                       | Symbol | Min | Max              | unit | notes |
| Write Cycle Time                | tWC    | 20  | -                | ns   |       |
| CS# to Write End                | tSCS   | 12  | -                | ns   |       |
| Address Setup Time to Write End | tAW    | 12  | -                | ns   |       |
| UB#,LB# to Write End            | tPWB   | 12  | -                | ns   |       |
| Address Hold from Write End     | tHA    | 0   | -                | ns   |       |
| Address Setup Time              | tSA    | 0   | -                | ns   |       |
| WE# Pulse Width                 | tPWE1  | 12  | -                | ns   |       |
| WE# Pulse Width (OE# = LOW)     | tPWE2  | 17  | -                | ns   | 2     |
| Data Setup to Write End         | tSD    | 9   | -                | ns   |       |
| Data Hold from Write End        | tHD    | 0   | -                | ns   |       |
| WE# LOW to High-Z Output        | tHZWE  | -   | 9                | ns   |       |
| WE# HIGH to Low-Z Output        | tLZWE  | 3   | -                | ns   |       |

Notes:

1 Test conditions assume signal transition times of 3 ns or less, timing reference levels of VDD/2, and output loading specified in Figure 1.

2 Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3 The internal write time is defined by the overlap of CS# = LOW, UB# or LB# = LOW, and WE# = LOW. All signals must be in valid states to initiate a Write, but anyone can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

4 If OE# is LOW during write cycle, (WE# controlled, CS# = UB# = LB# = LOW), the minimum Write cycle time for write cycle NO.3 is the sum of tHZWE and tSD




# **Timing Diagram**

#### WRITE CYCLE NO. 1<sup>(1)</sup> (WE# CONTROLLED, OE# = HIGH OR LOW)




Notes:

1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle.




#### WRITE CYCLE NO. 2 (WE# CONTROLLED)

#### WRITE CYCLE NO. 3 (WE# CONTROLLED, OE#, CS#, UB #, LB# = LOW)



## WRITE CYCLE NO. 4 (UB# & LB# Controlled)






## DATA RETENTION CHARACTERISTICS

| Symbol           | Parameter                             | Test Condition   | OPTION | Min. | Typ. <sup>(2)</sup> | Max. | Unit |
|------------------|---------------------------------------|--|--------|------|---------------------|------|------|
| V <sub>DR</sub>  | V <sub>DD</sub> for Data<br>Retention | See Data Retention Waveform  |        | 1.2  | -                   | -    | V    |
| Idr              | Data Retention                        | $V_{DD} = MAX,$  | Com.   | -    | 0.5                 | 5    | mA   |
|                  | Current                               | $CS\# \ge V_{DD} - 0.2V,$<br>$V_{IN} \ge V_{DD} - 0.2V, \text{ or } V_{IN} \le 0.2V$ | Ind.   | -    | -                   | 6    |      |
| tsdr             | Data Retention<br>Setup Time          | See Data Retention Waveform  |        | 0    | -                   | -    | ns   |
| t <sub>RDR</sub> | Recovery Time                         | See Data Retention Waveform  |        | tRC  | -                   | -    | ns   |

Notes:

1. If CS# >VDD-0.2V, all other inputs including UB# and LB# must meet this condition. 2. Typical values are measured at VDD= 1.8V, TA =  $25^{\circ}C$  and not 100% tested.

#### DATA RETENTION WAVEFORM (CS# CONTROLLED)





# **ORDERING INFORMATION**

# Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part No.         | Package                         |
|------------|------------------------|---------------------------------|
| 20         | IS61WV25616EDALL-20BLI | mini BGA (6mm x 8mm), Lead-free |
| 20         | IS61WV25616EDALL-20TLI | TSOP (Type II), Lead-free       |



## **PACKAGE INFORMATION**

