

Click here to ask an associate for production status of specific part numbers.

Two-Channel, Fast, Low-Power, 5kV_{RMS} Digital Isolators

MAX12934/MAX12935

General Description

The MAX12934-MAX12935 are fast, low-power, 2-channel digital galvanic isolators using Maxim's proprietary process technology. These devices transfer digital signals between circuits with different power domains while using as little as 0.65mW per channel at 2Mbps with a 1.8V supply.

The two channels of the MAX12935 transfer data in opposite directions, making the MAX12935 ideal for isolating the TX and RX lines of a transceiver. The two channels of the MAX12934 transfer data in the same direction.

The MAX12934/MAX12935 have an isolation rating of 5kV_{RMS} for 60 seconds. Both devices are available with a maximum data rate of either 25Mbps or 200Mbps and with outputs that are either default-high or default-low. The default is the state the output assumes when the input is not powered or if the input is open-circuit. See the *Ordering Information* and *Product Selector Guide* for suffixes associated with each option. Independent 1.71V to 5.5V supplies on each side of the isolator also make the devices suitable for use as level translators.

The MAX12934/MAX12935 are available in a 16-pin, wide-body SOIC package. The package material has a minimum comparative tracking index (CTI) of 600, which gives it a group I rating in creepage tables. All devices are rated for operation at ambient temperatures of -40°C to +125°C.

<u>Ordering Information</u> and <u>Product Selector Guide</u> appear at end of data sheet.

Benefits and Features

- Robust Galvanic Isolation for Fast Digital Signals
 - · 200Mbps Data Rate
 - Withstands 5kV_{RMS} for 60s (V_{ISO})
 - Continuously Withstands 848V_{RMS} (V_{IOWM})
 - Withstands ±10kV Surge Between GNDA and GNDB with 1.2/50µs Waveform
 - High CMTI (50kV/µs Typical)
- Low Power Consumption
 - 1.3mW per Channel at 2Mbps with V_{DD} = 3.3V
 - 3.3mW per Channel at 100Mbps with V_{DD} = 1.8V
- Options to Support a Broad Range of Applications
 - 2 Data Rates (25Mbps/200Mbps)
 - · 2 Channel Direction Configurations
 - 2 Output Default States (High or Low)

Applications


- Fieldbus Communications for Industrial Automation
- Isolated RS232, RS-485/RS-422, CAN
- General Isolation Application
- Battery Management
- Medical Systems

Safety Regulatory Approvals

(see Safety Regulatory Approvals)

- UL According to UL1577
- cUL According to CSA Bulletin 5A

Functional Diagrams



19-100137; Rev 3; 8/21

MAX12934/MAX12935

Two-Channel, Fast, Low-Power, 5kV_{RMS} Digital Isolators

Absolute Maximum Ratings

V _{DDA} to GNDA0.3V to +6V	Continuous Power Dissipation (T _A = +70°C)
V _{DDB} to GNDB0.3V to +6V	Wide SOIC (derate 14.1mW/°C above +70°C) 1126.8mW
IN_ on Side A to GNDA0.3V to +6V	Operating Temperature Range40°C to +125°C
IN_ on Side B to GNDB0.3V to +6V	Maximum Junction Temperature+150°C
OUT_ on Side A to GNDA0.3V to (V _{DDA} + 0.3V)	Storage Temperature Range60°C to +150°C
OUT_ on Side B to GNDB0.3V to (V _{DDA} + 0.3V)	Soldering Temperature (reflow)+260°C
Short-Circuit Duration	
OUT_ on side A to GNDA,	
OUT_ on side B to GNDBContinuous	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 16 Wide SOIC	
Package Code	W16MS-11
Outline Number	21-0042
Land Pattern Number	90-0107
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ _{JA})	71°C/W
Junction to Case (θ _{JC})	23°C/W

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

DC Electrical Characteristics

 $(V_{DDA} - V_{GNDA} = 1.71V \text{ to } 5.5V, V_{DDB} - V_{GNDB} = 1.71V \text{ to } 5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 3.3V, GNDA = GNDB, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Supply Voltage	V _{DDA}	Relative to GNDA	1.71		5.5	\/
Supply Voltage	V _{DDB}	Relative to GNDB	1.71		5.5	V
Undervoltage-Lockout Threshold	V _{UVLO} _	V _{DD} _ rising	1.5	1.6	1.66	V
Undervoltage-Lockout Threshold Hysteresis	V _{UVLO_HYST}			45		mV

DC Electrical Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, T_{A} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, GNDA = GNDB, T_{A} = 25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Note 1)}$

PARAMETER	SYMBOL	COND	DITIONS	MIN	TYP	MAX	UNITS
			V _{DDA} = 5V		0.32	0.58	
		1MHz square	V _{DDA} = 3.3V		0.31	0.54	
		wave, C _L = 0pF	V _{DDA} = 2.5V		0.3	0.53	
			V _{DDA} = 1.8V		0.29	0.39	
			V _{DDA} = 5V		0.81	1.26	
		12.5MHz square wave, C _I = 0pF	V _{DDA} = 3.3V		8.0	1.20	mA
	I _{DDA}	wave, CL - opr	V _{DDA} = 2.5V		0.78	1.18	IIIA
			V _{DDA} = 1.8V		0.77	1.01	
			V _{DDA} = 5V		2.15	3.00	
		50MHz square wave, C _L = 0pF	V _{DDA} = 3.3V		2.09	2.91	
			V _{DDA} = 2.5V		2.06	2.88	
Supply Current (MAX12934_)			V _{DDA} = 1.8V		2	2.62	
(Note 2)		1MHz square wave, C _L = 0pF	V _{DDB} = 5V		0.5	0.83	
			V _{DDB} = 3.3V		0.47	0.79	
			V _{DDB} = 2.5V		0.45	0.76	
			V _{DDB} = 1.8V		0.4	0.67	
			V _{DDB} = 5V		1.37	1.83	
		12.5MHz square	V _{DDB} = 3.3V		1.02	1.40	^
	I _{DDB}	wave, C _L = 0pF	V _{DDB} = 2.5V		0.87	1.22	- mA
			V _{DDB} = 1.8V		0.71	1.00	
			V _{DDB} = 5V		4.21	4.99	
		50MHz square	V _{DDB} = 3.3V		2.81	3.39	
		wave, C _L = 0pF	V _{DDB} = 2.5V		2.21	2.69	1
			V _{DDB} = 1.8V		1.69	2.04	

DC Electrical Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, T_{A} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, GNDA = GNDB, T_{A} = 25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Note 1)}$

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
			V _{DDA} = 5V		0.42	0.70		
		1MHz square	V _{DDA} = 3.3V		0.39	0.67		
		wave, C _L = 0pF	V _{DDA} = 2.5V		0.38	0.64		
			V _{DDA} = 1.8V		0.36	0.56		
		40	V _{DDA} = 5V		1.07	1.52		
	I _{DDA}	12.5MHz square wave, $C_L = 0$ pF	V _{DDA} = 3.3V		0.89	1.29	mA	
	IDDA	wave, or opi	V _{DDA} = 2.5V		0.81	1.19	''''	
			V _{DDA} = 1.8V		0.73	1.03		
		FORM I =	V _{DDA} = 5V		3.06	3.87		
		50MHz square wave, C _L = 0pF	$V_{DDA} = 3.3V$		2.37	3.06		
			$V_{DDA} = 2.5V$		2.08	2.72	_	
Cumply Current (MAV12025)			V _{DDA} = 1.8V		1.82	2.33		
Supply Current (MAX12935_) (Note 2)			V _{DDB} = 5V		0.42	0.70		
,		1MHz square	V _{DDB} = 3.3V		0.39	0.67		
		wave, C _L = 0pF	V _{DDB} = 2.5V		0.38	0.64		
			V _{DDB} = 1.8V		0.36	0.56		
	I _{DDB}		V _{DDB} = 5V		1.07	1.52		
			V _{DDB} = 3.3V		0.89	1.29		
		IDDB	wave, C _L = 0pF	V _{DDB} = 2.5V		0.81	1.19	- mA
		50MHz square wave, C _L = 0pF	V _{DDB} = 1.8V		0.73	1.03	-	
			V _{DDB} = 5V		3.06	3.87		
			V _{DDB} = 3.3V		2.37	3.06		
			V _{DDB} = 2.5V		2.08	2.72		
			V _{DDB} = 1.8V		1.82	2.33		
LOGIC INPUTS AND OUTPUTS						,		
Input High Voltage	V _{IH}	2.25V ≤ V _{DD} _ ≤ 5.5	V	0.7 x V _{D[})_		V	
input riigir voltage	VIH	1.71V ≤ V _{DD} _ < 2.2	5V	0.75 x V _D	D_			
Innut Low Voltage	\/	2.25V ≤ V _{DD} _ ≤ 5.5	V			0.8	V	
Input Low Voltage	V _{IL}	1.71V ≤ V _{DD} _ < 2.2	5V			0.7		
lament I bentamania	\/	MAX1293_B/E			410		>/	
Input Hysteresis	V _{HYS}	MAX1293_C/F			80		mV	
Input Pullup Current (Note 3)	I _{PU}	IN_, MAX1293_B/C	;	-10	-5	-1.5	μA	
Input Pulldown Current (Note 3)	I _{PD}	IN_, MAX1293_E/F	IN_, MAX1293_E/F			10	μA	
Input Capacitance	C _{IN}	IN_, f _{SW} = 1MHz			2		pF	

DC Electrical Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = 1.71V \ to \ 5.5V, \ V_{DDB} - V_{GNDB} = 1.71V \ to \ 5.5V, \ T_{A} = -40^{\circ}C \ to \ +125^{\circ}C, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ V_{DDA} - V_{GNDA} = 3.3V, \ V_{DDB} - V_{GNDB} = 3.3V, \ GNDA = GNDB, \ T_{A} = 25^{\circ}C, \ unless \ otherwise \ noted.) \ (Note \ 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage High (Note 4)	V _{OH}	I _{OUT} = 4mA source	V _{DD} 0	.4		V
Output Voltage Low (Note 4)	V _{OL}	I _{OUT} = 4mA sink			0.4	V

Dynamic Characteristics MAX1293_B/E

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, GNDA = GNDB, T_A = 25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Transient Immunity	СМТІ	IN_ = GND_ or V _{DD_} (Note 4)		50		kV/µs
Maximum Data Rate	DR _{MAX}		25			Mbps
Minimum Pulse Width	PW _{MIN}				40	ns
Glitch Rejection			10	17	29	ns
		4.5V ≤ V _{DD} _ ≤ 5.5V	17.4	23.9	32.5	
	_	$3.0V \le V_{DD_{\perp}} \le 3.6V$	17.6	24.4	33.7]
	t _{PLH}	$2.25V \le V_{DD_{-}} \le 2.75V$	18.3	25.8	36.7]
Propagation Delay		1.71V ≤ V _{DD} _ ≤ 1.89V	20.7	29.6	43.5]
(<u>Figure 1</u>)		4.5V ≤ V _{DD} _ ≤ 5.5V	16.9	23.4	33.6	ns
		$3.0 \text{V} \le \text{V}_{\text{DD}} \le 3.6 \text{V}$	17.2	24.2	35.1	
	^t PHL	2.25V ≤ V _{DD} _ ≤ 2.75V	17.8	25.4	38.2	
		1.71V ≤ V _{DD} _ ≤ 1.89V	19.8	29.3	45.8]
Pulse Width Distortion	PWD			0.4	4	ns
		4.5V ≤ V _{DD} _ ≤ 5.5V			15.1	
		$3.0V \le V_{DD_{\perp}} \le 3.6V$			15	
	tSPLH	$2.25V \le V_{DD_{-}} \le 2.75V$			15.4	
Propagation Delay Skew		1.71V ≤ V _{DD} _ ≤ 1.89V			20.5]
Part-to-Part (same channel)		4.5V ≤ V _{DD} ≤ 5.5V			13.9	ns
		3.0V ≤ V _{DD} _ ≤ 3.6V			14.2]
	tsphl	2.25V ≤ V _{DD} ≤ 2.75V			16	1
		1.71V ≤ V _{DD} ≤ 1.89V			21.8	
Propagation Delay Skew Channel-to-Channel	tscslh				2	no
(Same Direction) (MAX12934 only) (Figure 1)	tscshl				2	ns

Dynamic Characteristics MAX1293_B/E (continued)

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_{L}=15pF,~T_{A}=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~GNDA=GNDB,~T_{A}=25^{\circ}C,~unless~otherwise~noted.)~(Note~2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Skew	tscolh				2	
Channel-to-Channel (Opposite Direction) (MAX12935 only)	^t SCOHL				2	ns
Peak Eye Diagram Jitter	t _{JIT(PK)}	25Mbps		250		ps
		4.5V ≤ V _{DD} _ ≤ 5.5V			1.6	
Rise Time	_	3.0V ≤ V _{DD} _ ≤ 3.6V			2.2	
(<u>Figure 1</u>)	t _R	2.25V ≤ V _{DD} _ ≤ 2.75V			3	ns
		1.71V ≤ V _{DD} _ ≤ 1.89V			4.5	
		4.5V ≤ V _{DD} _ ≤ 5.5V			1.4	
Fall Time (<u>Figure 1</u>)		3.0V ≤ V _{DD} _ ≤ 3.6V			2	
	t _F	2.25V ≤ V _{DD} _ ≤ 2.75V			2.8	ns
		1.71V ≤ V _{DD} _ ≤ 1.89V			5.1	

Dynamic Characteristics MAX1293_C/F

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_{L}=15pF,~T_{A}=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~GNDA=GNDB,~T_{A}=25^{\circ}C,~unless~otherwise~noted.)~(Note~2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Transient Immunity	CMTI	IN_ = GND_ or V _{DD_} (Note 4)		50		kV/µs
Marrian Data Data	DD	2.25V ≤ V _{DD} _ ≤ 5.5V	200			N 41
Maximum Data Rate	DR _{MAX}	1.71V ≤ V _{DD} _ ≤ 1.89V	150			Mbps
Minimum Dula Wielth	DW	2.25V ≤ V _{DD} _ ≤ 5.5V			5	
Minimum Pulse Width	PW _{MIN}	1.71V ≤ V _{DD} _ ≤ 1.89V			6.67	ns
		4.5V ≤ V _{DD} _ ≤ 5.5V	4.1	5.4	9.2	
		3.0V ≤ V _{DD} _ ≤ 3.6V	4.2	5.9	10.2	
	t _{PLH}	2.25V ≤ V _{DD} _ ≤ 2.75V	4.9	7.1	13.4	
Propagation Delay		1.71V ≤ V _{DD} _ ≤ 1.89V	7.1	10.9	20.3]
(Figure 1)		4.5V ≤ V _{DD} _ ≤ 5.5V	4.3	5.6	9.4	ns
	_	3.0V ≤ V _{DD} _ ≤ 3.6V	4.4	6.2	10.5	1
	t _{PHL}	2.25V ≤ V _{DD} ≤ 2.75V	5.1	7.3	14.1	1
		1.71V ≤ V _{DD} _ ≤ 1.89V	7.2	10.9	21.7	.7
Pulse Width Distortion	PWD			0.3	2	ns
	^t SPLH	4.5V ≤ V _{DD} _ ≤ 5.5V			3.7	
		3.0V ≤ V _{DD} ≤ 3.6V			4.3	
		2.25V ≤ V _{DD} _ ≤ 2.75V			6	
Propagation Delay Skew		1.71V ≤ V _{DD} _ ≤ 1.89V			10.3	Ī
Part-to-Part (Same Channel)		4.5V ≤ V _{DD} _ ≤ 5.5V			3.8	ns
	,	3.0V ≤ V _{DD} ≤ 3.6V			4.7	
	tsphl	2.25V ≤ V _{DD} _ ≤ 2.75V			6.5	
		1.71V ≤ V _{DD} ≤ 1.89V		-	11.5	
Propagation Delay Skew Channel-to-Channel (Same	^t scslh				2	
Direction) (MAX12934 only) (Figure 1)	tscshl				2	ns
Propagation Delay Skew Channel-to-Channel (Opposite	t _{SCOLH}				2	ns
Direction) (MAX12935 only)	tscohl				2	113
Peak Eye Diagram Jitter	t _{JIT(PK)}	200Mbps		90		ps
Clock Jitter RMS	t _{JCLK(RMS)}	500kHz Clock Input Rising/Falling Edges		6.5		ps

Dynamic Characteristics MAX1293_C/F (continued)

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, GNDA = GNDB, T_A = 25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time		4.5V ≤ V _{DD} _ ≤ 5.5V			1.6	
	4_	$3.0V \le V_{DD} \le 3.6V$			2.2	no
(<u>Figure 1</u>)	t _R	2.25V ≤ V _{DD} _ ≤ 2.75V			3	ns
		1.71V ≤ V _{DD} _ ≤ 1.89V			4.5	
	t _F	4.5V ≤ V _{DD} _ ≤ 5.5V			1.4	
Fall Time (Figure 1)		3.0V ≤ V _{DD} _ ≤ 3.6V			2	
		2.25V ≤ V _{DD} _ ≤ 2.75V			2.8	ns
		1.71V ≤ V _{DD} _ ≤ 1.89V			5.1	

- Note 1: All devices are 100% production tested at $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- Note 2: Not production tested. Guaranteed by design and characterization.
- **Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective ground (GNDA or GNDB), unless otherwise noted.
- Note 4: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (V_{CM} = 1000V).

ESD Protection

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ESD		Human Body Model, all pins		±3		kV




Figure 1. Test Circuit (A) and Timing Diagram (B)

Safety Regulatory Approvals

UL

The MAX12934–MAX12935 wide-body SOIC are certified under UL1577. For more details, refer to file E351759.

Rated up to 5000V_{RMS} isolation voltage for single protection.

cUL (Equivalent to CSA notice 5A)

The MAX12934-MAX12935 wide-body SOIC are certified up to 5000V_{RMS} for single protection. For more details, refer to file E351759.

These couplers are suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Table 1. Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V_{PR}	Method B1 = V _{IORM} x 1.875 (t = 1s, partial discharge < 5pC)	2250	V _P
Maximum Repetitive Peak Isolation Voltage	V_{IORM}	(Note 5)	1200	V _P
Maximum Working Isolation Voltage	V_{IOWM}	Continuous RMS voltage (Note 5)	848	V _{RMS}
Maximum Transient Isolation Voltage	V_{IOTM}	t = 1s (Note 5)	8400	V _P
Maximum Withstand Isolation Voltage	V _{ISO}	f _{SW} = 60Hz, duration = 60s (Note 5, 6)	5000	V _{RMS}
Maximum Surge Isolation Voltage	V _{IOSM}	Basic Insulation, 1.2/50µs pulse per IEC 61000-4-5 (Note 5, 8)	10	kV
		V _{IO} = 500V, T _A = 25°C	> 10 ¹²	
Insulation Resistance	R _{IO}	V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
Barrier Capacitance Side A to Side B	C _{IO}	f _{SW} = 1MHz (Note 7)	2	pF
Minimum Creepage Distance	CPG		8	mm
Minimum Clearance Distance	CLR		8	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Index	CTI	Material Group I (IEC 60112)	>600	
Climate Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 5: V_{ISO} , V_{IOTM} , V_{IOSM} , V_{IOWM} , and V_{IORM} are defined by the IEC 60747-5-5 standard.

Note 6: Product is qualified at V_{ISO} for 60s and 100% production tested at 120% of V_{ISO} for 1s.

Note 7: Capacitance is measured with all pins on side A and side B tied together.

Note 8: Devices are immersed in oil during surge characterization.

MAX12934/MAX12935

Two-Channel, Fast, Low-Power, 5kV_{RMS} Digital Isolators

Safety Limits

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX12934–MAX12935 could dissipate excessive amounts of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues. Table 2 shows the safety limits for the MAX12934–MAX12935.

The maximum safety temperature (T_S) for the device is the 150°C maximum junction temperature specified in the <u>Absolute Maximum Ratings</u>. The power dissipation (P_D) and junction-to-ambient thermal impedance (θ_{JA})

determine the junction temperature. Thermal impedance values (θ_{JA} and θ_{JC}) are available in the <u>Package Information</u> section of the data sheet and power dissipation calculations are discussed in the <u>Calculating Power Dissipation</u> section. Calculate the junction temperature (T,j) as:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Figure 2 and Figure 3 show the thermal derating curves for the safety power limiting and the safety current limiting of the devices. Ensure that the junction temperature does not exceed 150°C.




Figure 2. Thermal Derating Curve for Safety Power Limiting—16 Wide SOIC





Figure 3. Thermal Derating Curve for Safety Current Limiting

Table 2. Safety Limiting Values for the MAX12934–MAX12935

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safety Current on Any Pin (No Damage to Isolation Barrier)	I _S	T _J = 150°C, T _A = 25°C	300	mA
Total Safety Power Dissipation	PS	T _J = 150°C, T _A = 25°C	1760	mW
Maximum Safety Temperature	T _S		150	°C


Typical Operating Characteristics


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, GNDA = GNDB, T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, GNDA = GNDB, T_A = +25$ °C, unless otherwise noted.)
















Typical Operating Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, GNDA = GNDB, T_A = +25^{\circ}C, unless otherwise noted.)$




Pin Configurations



Pin Description

P	IN	NAME	FUNCTION	REFERENCE	
MAX12934	MAX12935	NAME	FUNCTION		
3	3	V_{DDA}	V _{DDA} Power Supply for side A. Bypass V _{DDA} with a 0.1μF ceramic capacitor to GNDA.		
4	_	IN1	Logic input for channel 1	GNDA	
_	4	OUT1	Logic output of channel 1	GNDA	
5	5	IN2	IN2 Logic input for channel 2		
1, 7	1, 7	GNDA	Ground reference for side A		
9, 16	9, 16	GNDB	NDB Ground reference for side B		
12	12	OUT2	Logic output of channel 2	GNDB	
13	_	OUT1	Logic output of channel 1	GNDB	
_	13	IN1	IN1 Logic input for channel 1		
14	14	V_{DDB}	Power Supply for side B. Bypass V _{DDB} with a 0.1µF ceramic capacitor to GNDB.		
2, 6, 8, 10, 11, 15	2, 6, 8, 10, 11, 15	N.C.	Not internally connected	_	

Typical Application Circuits



Detailed Description

The MAX12934/MAX12935 are a family of 2-channel digital isolators. The MAX12934 transfers digital signals between circuits with different power domain in one direction, which is convenient for applications such as digital I/O. The MAX12935 transfers digital signals in opposite directions, which is necessary for isolated RS-485 or other UART applications.

Devices are available in the 16-pin wide body SOIC package and are rated for up to 5kV_{RMS} isolation voltage for 60 seconds. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.

Devices are available with data rates from DC to 25Mbps (B/E versions) or 200Mbps (C/F versions). Each device can be ordered with default-high or default-low outputs. The default is the state the output assumes when the input is not powered or if the input is open circuit.

The devices have two supply inputs (V_{DDA} and V_{DDB}) that independently set the logic levels on either side of device. V_{DDA} and V_{DDB} are referenced to GNDA and GNDB, respectively. The MAX12934/MAX12935 family also features a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

Digital Isolation

The device family provides galvanic isolation for digital signals that are transmitted between two ground domains. The devices withstand differences of up to $5kV_{RMS}$ for up to 60 seconds, and up to $1200V_{PEAK}$ of continuous isolation.

Level-Shifting

The wide supply voltage range of both V_{DDA} and V_{DDB} allows the MAX12934/MAX12935 family to be used for level translation in addition to isolation. V_{DDA} and V_{DDB} can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

Unidirectional Channels

Each channel of the MAX12934/MAX12935 is unidirectional; it only passes data in one direction, as indicated in the functional diagram. Each device features two unidirectional channels that operate independently with guaranteed data rates from DC up to 25Mbps (B/E versions), or DC to 200Mbps (C/F versions). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

Startup and Undervoltage Lockout

The V_{DDA} and V_{DDB} supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the state of the inputs (Table 3). Figure 4 through Figure 7 show the behavior of the outputs during power-up and power-down.

Table 3. Output Behavior During Undervoltage Conditions

V _{IN} _	V _{VDDA}	V _{VDDB}	V _{OUTA} _	V _{OUTB} _	
1	Powered	Powered	1	1	
0	Powered	Powered	0	0	
X	Undervoltage	Powered	Default	Default	
X	Powered	Undervoltage	Default	Default	




Figure 4. Undervoltage Lockout Behavior (MAX1293_B/C High)




Figure 5. Undervoltage Lockout Behavior (MAX1293_B/C Low)



Figure 6. Undervoltage Lockout Behavior (MAX1293_E/F High)




Figure 7. Undervoltage Lockout Behavior (MAX1293_E/F Low)

MAX12934/MAX12935

Two-Channel, Fast, Low-Power, 5kV_{RMS} Digital Isolators

Application Information

Power-Supply Sequencing

The MAX12934/MAX12935 do not require special power supply sequencing. The logic levels are set independently on either side by V_{DDA} and V_{DDB} . Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_{DDA} and V_{DDB} with 0.1µF low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible.

Layout Considerations

The PCB designer should follow some critical recommendation in order to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the highspeed signal layer.
- Keep the area underneath the MAX12934/MAX12935 free from ground and signal planes. Any galvanic or metallic connection between the field-side and logicside defeats the isolation.

Calculating Power Dissipation

The required current for a given supply (V_{DDA} or V_{DDB}) can be estimated by summing the current required for each channel. The supply current for a channel depends on whether the channel is an input or an output, the channel's data rate, and the capacitive or resistive load if it is an output. The typical current for an input or output at any data rate can be estimated from the graphs in Figure 8 and Figure 9. Please note that the data in Figure 8 and Figure 9 are extrapolated from the supply current measurements in a typical operating condition.

The total current for a single channel is the sum of the "no load" current (shown in <u>Figure 8</u> and <u>Figure 9</u>) which is a function of Voltage and Data Rate, and the "load current" which depends upon the type of load. Current into a capacitive load is a function of the load capacitance, the switching frequency, and the supply voltage.

$$I_{CL} = C_L \times f_{SW} \times V_{DD}$$

where

 I_{CL} is the current required to drive the capacitive load. C_L is the load capacitance on the isolator's output pin. f_{SW} is the switching frequency (bits per second/2). V_{DD} is the supply voltage on the output side of the isolator. Current into a resistive load depends on the load resistance, the supply voltage and the average duty cycle of the data waveform. The DC load current can be conservatively estimated by assuming the output is always high.

$$I_{RI} = V_{DD} \div R_{I}$$

where

IRI is the current required to drive the resistive load.

 $V_{\mbox{\scriptsize DD}}$ is the supply voltage on the output side of the isolator.

 R_L is the load resistance on the isolator's output pin.

Example (shown in Figure 10): A MAX12935F is operating with V_{DDA} = 2.5V, V_{DDB} = 3.3V, channel 1 operating at 100Mbps with a 15pF capacitive load, and channel 2 operating at 20Mbps with a 10pF capacitive load. Refer to Table 4 and Table 5 for V_{DDA} and V_{DDB} supply current calculation worksheets.

V_{DDA} must supply:

Channel 1 is an output channel operating at 2.5V and 100Mbps, consuming 1.02mA, estimated from Figure 9. Channel 2 is an input channel operating at 2.5V and 20Mbps, consuming 0.33mA, estimated from Figure 8. I_{CL} on channel 1 for 15pF capacitor at 2.5V and 100Mbps is 1.875mA.

Total current for side A = 1.02 + 0.33 + 1.875 = 3.225mA, typical

V_{DDB} must supply:

Channel 1 is an input channel operating at 3.3V and 100Mbps, consuming 1.13mA, estimated from Figure 8. Channel 2 is an output channel operating at 3.3V and 20Mbps, consuming 0.42mA, estimated from Figure 9. I_{CL} on channel 2 for 10pF capacitor at 3.3V and 20Mbps is 0.33mA.

Total current for side B = 1.13 + 0.42 + 0.33 = 1.88mA, typical




Figure 8. Supply Current per Input Channel Versus Data Rate




Figure 9. Supply Current per Output Channel Versus Data Rate




Figure 10. Example Circuit for Supply Current Calculation


Table 4. Side A Supply Current Calculation Worksheet

SIDE A	V _{DDA} = 2.5V						
CHANNEL	IN/OUT	FREQUENCY (Mbps)	LOAD TYPE	LOAD	"NO LOAD" CURRENT (mA)	LOAD CURRENT (mA)	
1	OUT	100	Capacitive	15pF	1.02	2.5V x 50MHz x 15pF = 1.875mA	
2	IN	20			0.33		
			Total:			3.225mA	

Table 5. Side B Supply Current Calculation Worksheet

SIDE B	V _{DDB} = 3.3V						
CHANNEL	IN/OUT	OUT FREQUENCY LOAD (Mbps) LOAD TYPE LOAD "NO L		"NO LOAD" CURRENT (mA)	LOAD CURRENT (mA)		
1	IN	100			1.13		
2	OUT	20	Capacitive	10pF	0.42	3.3V x 10MHz x 10pF = 0.33mA	
	-		Total:			1.88mA	

Product Selector Guide



Ordering Information

PART	CHANNEL CONFIGURATION	DATA RATE (Mbps)	DEFAULT OUTPUT	ISOLATION VOLTAGE (KV _{RMS})	TEMP RANGE	PIN- PACKAGE
MAX12934BAWE+*	2/0	25	High	5	-40°C to 125°C	16 Wide SOIC
MAX12934CAWE+*	2/0	200	High	5	-40°C to 125°C	16 Wide SOIC
MAX12934EAWE+*	2/0	25	Low	5	-40°C to 125°C	16 Wide SOIC
MAX12934FAWE+*	2/0	200	Low	5	-40°C to 125°C	16 Wide SOIC
MAX12935BAWE+	1/1	25	High	5	-40°C to 125°C	16 Wide SOIC
MAX12935CAWE+	1/1	200	High	5	-40°C to 125°C	16 Wide SOIC
MAX12935EAWE+*	1/1	25	Low	5	-40°C to 125°C	16 Wide SOIC
MAX12935FAWE+*	1/1	200	Low	5	-40°C to 125°C	16 Wide SOIC

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

MAX12934/MAX12935

Two-Channel, Fast, Low-Power, 5kV_{RMS} Digital Isolators

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/17	Initial release	_
1	7/20	Removed future product designation from MAX12935CAWE+ in the <i>Ordering Information</i> table	19
2	11/20	Updated General Description, Dynamic Characteristics MAX1293_B/E, Dynamic Characteristics MAX1293_C/F, Safety Regulatory Approvals, Typical Operating Circuits, and Layout Considerations sections; added Safety Limits and Product Selector Guide sections; added new Figure 2–3 and renumbered subsequent figures; replaced Figure 8–9; updated Table 1; added Table 2 and renumbered subsequent tables; added Product Selector Guide	1, 5–10, 14–19
3	8/21	Updated General Description, Benefits and Features, Dynamic Characteristics MAX1293_B/E, Safety Regulatory Approvals, replaced TOCs 1–19 and updated Figure 10	1, 5–7, 9, 11–13, 18

