
DGG PACKAGE (TOP VIEW)

V_{CC}

SCAS579C - OCTOBER 1996 - REVISED DECEMBER 2004

48 🛮 V_{CC}



- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series-Damping Resistors
- No External RC Network Required
- Operates at 3.3-V V_{CC}
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package

description

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V V_{CC} and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.


Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AV_{CC} to ground.

The CDC2516 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

47∐ 4Y0 46 🛮 4Y1 🛮 GND 45 ∏ GND 44 43 ¶ 4Y2 42 | 4Y3 41 🛮 V_{CC} 40 4G 39 GND 38 AV_{CC} 37 FBIN **€**ND [] 36 ∏ AGND 13 AGND 14 35 FBOUT GND 15 34 ∏ GND 2G II 16 33 ∏ 3G V_{CC} **∐**17 32 V_{CC} 2Y0 118 31 3Y0 2Y1 **∏**19 30**∏** 3Y1 GND | 20 29 GND GND []21 28 ∏ GND 2Y2 22 27 3Y2 2Y3 **1**23 26 ¶ 3Y3 25 🛮 V_{CC} V_{CC} **□**24






		TΔ	

		INPUTS	i			(OUTPUT	rs	
1G	2G	3G	4G	CLK	1Y (0:3)	2Y (0:3)	3Y (0:3)	4Y (0:3)	FBOUT
Х	Χ	Χ	Χ	L	L	L	L	5	L
L	L	L	L	Н	L	L	L		∠ H
L	L	L	Н	Н	L	L	L	H	Н
L	L	Н	L	Н	L	L	Н		Н
L	L	Н	Н	Н	L	L	HC) H	Н
L	Н	L	L	Н	L	Н	U		Н
L	Н	L	Н	Н	L	Н	L	H	Н
L	Н	Н	L	Н	L	Н	H	L	Н
L	Н	Н	Н	Н	L	H S	H	Н	Н
Н	L	L	L	Н	Н	4/1	L	L	Н
Н	L	L	Н	Н	Н	1	N	Н	Н
Н	L	Н	L	Н	Н	L	Н	L	Н
Н	L	Н	Н	Н	H 4	0±	Н	Н	Н
Н	Н	L	L	Н	Н	Н	L	L	Н
Н	Н	L	Н	Н	H	*	L	Н	Н
Н	Н	Н	L	Н	Н	Н	Н	L	Н
Н	Н	Н	Н	Н	H	C _B	Н	Н	Н

AVAILABLE OPTIONS

1	PACKAGE
TA	SMALL OUTLINE (DGG)
0°C to 70°C	CDC2516DGGR





Terminal Functions

TE	RMINAL		
NAME	NO.	TYPE	DESCRIPTION
CLK	12	I	Clock input. CLK provides the clock signal to be distributed by the CDC2516 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	37	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	9	1	Output bank enable. 1G is the output enable for outputs 1Y(0:3). When 1G is low, outputs 1Y(0:3) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:3) are enabled and switch at the same frequency as CLK.
2G	16	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic-low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
3G	33	I	Output bank enable. 3G is the output enable for outputs 3Y(0:3). When 3G is low, outputs 3Y(0:3) are disabled to a logic-low state. When 3G is high, all outputs 3Y(0:3) are enabled and switch at the same frequency as CLK.
4G	40	I	Output bank enable. 4G is the output enable for outputs 4Y(0:3). When 4G is low, outputs 4Y(0:3) are disabled to a logic-low state. When 4G is high, all outputs 4Y(0:3) are enabled and switch at the same frequency as CLK.
FBOUT	35	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.
1Y(0:3)	2, 3, 6, 7	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 1Y(0:3) are enabled via 1G. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated 25- Ω series-damping resistor.
2Y(0:3)	18, 19, 22, 23	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 2Y(0:3) are enabled via 2G. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated $25-\Omega$ series damping resistor.
3Y(0:3)	31, 30, 27, 26	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 3Y(0:3) are enabled via 3G. These outputs can be disabled to a logic-low state by deasserting the 3G control input. Each output has an integrated 25- Ω series-damping resistor.
4Y(0:3)	47, 46, 43, 42	0	Clock outputs. These outputs provide low-skew copies of CLK. Outputs 4Y(0:3) are enabled via 4G. These outputs can be disabled to a logic-low state by deasserting the 4G control input. Each output has an integrated $25 \cdot \Omega$ series-damping resistor.
AVCC	11, 38	Power	Analog power supply. AV_{CC} provides the power reference for the analog circuitry. In addition, AV_{CC} can be used to bypass the PLL for test purposes. When AV_{CC} is strapped to ground, the PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	13, 14, 36	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	1, 8, 17, 24, 25, 32, 41, 48	Power	Power supply
GND	4, 5, 10, 15, 20, 21, 28, 29, 34, 39, 44, 45	Ground	Ground



SCAS579C - OCTOBER 1996 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high	
or low state, V _O (see Notes 1 and 2)	20.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through each V _{CC} or GND	4. ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	Vcc	V
lOH	High-level output current		-12	mA
loL	Low-level output current		12	mA
TA	Operating free-air temperature	0	70	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP‡	MAX	UNIT
VIK	I _I = -18 mA	3 V			-1.2	V
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			
Voн	I _{OH} = -12 mA	3 V	2.1			V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4			
	I _{OL} = 100 μA	MIN to MAX			0.2	
VOL	I _{OL} = 12 mA	3 V			0.8	V
	I _{OL} = 6 mA	3 V			0.55	
lį	$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ
I _{CC} §	$V_I = V_{CC}$ or GND $I_O = 0$, Outputs: low or high	3.6 V			20	μΑ
Δlcc	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3.3 V to 3.6 V			500	μΑ
C _i	$V_I = V_{CC}$ or GND	3.3 V		4		pF
Co	$V_O = V_{CC}$ or GND	3.3 V		6		pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] For ICC of AVCC, see Figure 5. For dynamic digital ICC, see Figure 6.



SCAS579C - OCTOBER 1996 - REVISED DECEMBER 2004

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclock	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time†		1	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30$ pF (see Note 5 and Figures 1 and 2)[‡]

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 3.3 ± 0.165 V		UNIT			
	(INPUT)	(OUTPUT)	MIN TYP	MAX	MIN	TYP	MAX	
^t phase error reference (see Figure 3)	66 MHz < CLKIN↑ < 100 MHz	FBIN↑	N H			-0.70.18		ns
^t phase error, – jitter, (see Note 6)	CLKIN↑ = 100 MHz	FBIN↑	360	50		-170		ps
t _{sk(o)} §	Any Y or FBOUT	Any Y or FBOUT	7				200	ps
Jitter _(pk-pk)	F(CLKIN > 66 MHz)	Any Y or FBOUT	S		-100		100	ps
Dutumala	F(CLKIN ≤ 66 MHz)	Any Y or FBOUT	Ь		45%		55%	
Duty cycle	F(CLKIN > 66 MHz)	Any Y or FBOUT			43%		55%	
t _r		Any Y or FBOUT	1.3	1.9	0.7		2.1	ns
t _f		Any Y or FBOUT	1.7	2.5	1.2		2.5	ns

[‡] These parameters are not production tested.




[§] The t_{sk(0)} specification is only valid for equal loading of all outputs,

NOTES: 5. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

^{6.} Phase error does not include jitter. The total phase error is – 460 ps to 150 ps for the 5% V_{CC} range.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics? PRR \leq 100 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 1.2 ns, $t_f \leq$ 1.2 ns. C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION





Figure 2. Phase Error and Skew Calculations



TYPICAL CHARACTERISTICS






SCAS579C - OCTOBER 1996 - REVISED DECEMBER 2004

MECHANICAL INFORMATION

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-153





PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	ackage Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDC2516DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDC2516DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC2516DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC2516DGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

www.ti.com/audio			
www.ti.com/automotive			
www.ti.com/broadband			
www.ti.com/digitalcontrol			
www.ti.com/medical			
www.ti.com/military			
www.ti.com/opticalnetwork			
www.ti.com/security			
www.ti.com/telephony			
www.ti.com/video			
www.ti.com/wireless			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated