SCAS772C - JUNE 2004 - REVISED JANUARY 2008

	ualified for Automotive Applications lember of the Texas Instruments		or dl p (Top Vie	ACKAGE EW)
v	/idebus™ Family		I. U	
• S	tate-of-the-Art Advanced BiCMOS	1DIR [1B1 [48 10E
	echnology (ABT) Design for 3.3-V	1B1 1B2	1	46 1 1A2
	peration and Low Static-Power	GND		45 GND
	issipation	1B3	1	44 🛛 1A3
	upports Mixed-Mode Signal Operation	1B4 [6	43 🛛 1A4
•	5-V Input and Output Voltages With	V _{CC}		42 V _{CC}
	3-V V _{CC})	1B5	1	41 1 1A5
	upports Unregulated Battery Operation own To 2.7 V	1B6	1	40 1A6
_	••••••	GND	1	39 GND
	ypical V _{OLP} (Output Ground Bounce) 0.8 V at V _{CC} = 3.3 V, T _A = 25°C	1B7 [1B8 [1	38 1A7 37 1A8
	istributed V _{CC} and GND Pins Minimize	2B1	1	36 2A1
	igh-Speed Switching Noise	2B2	14	35 🛛 2A2
	low-Through Architecture Optimizes PCB	GND [1	34 GND
	ayout	2B3	1	33 2A3
	_{ff} and Power-Up 3-State Support Hot	2B4		32 2A4
	isertion	V _{CC}		31 V _{CC}
• B	us Hold on Data Inputs Eliminates the	2B5 [2B6 [1	30 2A5 29 2A6
	eed for External Pullup/Pulldown	GND	1	29 2A6 28 GND
	esistors	2B7		27 2A7
• L	atch-Up Performance Exceeds 500 mA Per	2B7 [2B8 [1	26 2A8
	ESD 17	2DIR	1	25 20E
		-		

description/ordering information

The SN74LVTH16245A is a 16-bit (dual-octal) noninverting 3-state transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so that the buses are isolated.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated

SCAS772C - JUNE 2004 - REVISED JANUARY 2008

description/ordering information (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

ORDERING INFORMATION[†]

TA	PACKA	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 125°C	SSOP – DL	Tape and reel	CLVTH16245AQDLRQ1§	LH16245AQ1		
-40 C to 125 C	TSSOP – DGG	Tape and reel	CLVTH16245AQDGGRQ1	LH16245AQ1		

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


[‡]Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

§ Product Preview


FUNCTION TABLE (each 8-bit section)

INP	UTS						
OE	DIR	OPERATION					
L	L	B data to A bus					
L	н	A data to B bus					
Н	Х	Isolation					

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



SCAS772C - JUNE 2004 - REVISED JANUARY 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high-impedance
or power-off state, V _O (see Note 1)
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0.5 V
Current into any output in the low state, I _O
Current into any output in the high state, I _O (see Note 2)
Input clamp current, I_{IK} (V _I < 0) -50 mA
Output clamp current, I _{OK} (V _O < 0)
Package thermal impedance, θ_{JA} (see Note 3): DGG package
DL package
Storage temperature range, T _{stg} 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			5	SN74LVTH	116245AQ		
			T _A = −40°C T	O 125°C	$T_A = -40^{\circ}C$	TO 85°C	UNIT
		Γ					
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage			5.5		5.5	V
IОН	High-level output current			-24		-32	mA
I _{OL}	Low-level output current			24		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS772C - JUNE 2004 - REVISED JANUARY 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN74LVTH16245AQ							
PA	RAMETER	TEST CO	NDITIONS	_40°C	TO 125°	С	–40°C	: TO 85°C	C	UNIT	
			MIN	TYP [†]	MAX	MIN	TYP†	MAX			
VIK		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2			-1.2	V	
Vон		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} - 0.2				
		V _{CC} = 2.7 V,	IOH = -8 mA	2.4			2.4				
			I _{OH} = -24 mA	2						V	
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2				
			I _{OL} = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5		
Vol			I _{OL} = 16 mA			0.4			0.4	V	
		V _{CC} = 3 V	I _{OL} = 32 mA						0.5		
			I _{OL} = 64 mA						0.55		
LI A or B ports [‡]		V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND			±1			±1		
	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10			
			V _I = 5.5 V			20			20	μA	
	A or B ports‡	V _{CC} = 3.6 V	$A^{I} = A^{CC}$			5			1		
			$V_{I} = 0$			-5			-5		
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μΑ	
			V _I = 0.8 V	75			75				
1.4 . 5	A or B ports	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA	
l(hold)	A of B ports	V _{CC} = 3.6 V§,	V _I = 0 V to 3.6 V						500 -750	μΑ	
IOZPU		$\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{O}$	= 0.5 V to 3 V,			±100			±100	μA	
IOZPD		$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, V}_{O}$	= 0.5 V to 3 V,			±100			±100	μΑ	
			Outputs high			0.19			0.19		
cc		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low			5			5	mA	
			Outputs disabled			0.19	0.19				
∆ICC¶		$V_{CC} = 3 V \text{ to } 3.6, \text{One}$ Other inputs at V_{CC} o	e input at V _{CC} – 0.6 V, r GND			0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
C _{io}		V _O = 3 V or 0			10			10		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] Unused pins at V_{CC} or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SN74LVTH16245A-Q1 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS772C – JUNE 2004 – REVISED JANUARY 2008


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN74LVTH16245AQ									
	FROM	TO (OUTPUT)	-	–40°C TO 125°C				–40°C TO 85°C				
PARAMETER	FROM (INPUT)				V _{CC} =	2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	A or B	B or A	0.5	4.5		4.6	1.5	2.3	3.3		3.7	~~
^t PHL	AOLP	BOIA	0.5	4.4		3.9	1.3	2.1	3.3		3.5	ns
^t PZH	OE	A or D	0.5	6.5		6.6	1.5	2.8	4.5		5.3	~~
^t PZL	UE	A or B	0.5	5.4		6.2	1.6	2.9	4.6		5.2	ns
^t PHZ	OE	A or D	1	6.8		7	2.3	3.7	5.1		5.5	~~
^t PLZ	UE	A or B	1	6.2		6.3	2.2	3.5	5.1		5.4	ns
^t sk(o)									0.5		0.5	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCAS772C - JUNE 2004 - REVISED JANUARY 2008



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CLVTH16245AQDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16245AQ1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16245A-Q1 :



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

- Catalog: SN74LVTH16245A
- Enhanced Product: SN74LVTH16245A-EP
- Military: SN54LVTH16245A

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16245AQDGGRQ1	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

12-May-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16245AQDGGRQ1	TSSOP	DGG	48	2000	367.0	367.0	45.0

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated